Silabs Logo
Developer Documentation
  • Home
  • Training
  • Community
  • Support
  • Github
    • Login
    • Register
  • Silabs Search
  • Silabs Home
  • //
    • RS9116W WiSeConnect//Version 2.12.1
Logo

    RS9116W WiSeConnect

    • Overview
      • Release Notes
        • Getting Started
        • Developer Guide
          • Simple API Reference
          • AT Command Programming Reference
            • Example Applications
            • Application Notes
              • Additional Resources
              You are viewing documentation for version:

              Public Attributes#

              volatile uint32_t
              event_map
              volatile uint32_t
              mask_map
              rsi_semaphore_handle_t
              scheduler_sem

              Public Attribute Documentation#

              event_map#

              volatile uint32_t event_map

              Referenced by ROM_WL_rsi_clear_event , ROM_WL_rsi_get_event , ROM_WL_rsi_scheduler_init , ROM_WL_rsi_set_event , ROM_WL_rsi_set_event_from_isr , rsi_get_event_non_rom , rsi_set_event_from_isr_non_rom , rsi_set_event_non_rom , and rsi_tx_event_handler

              mask_map#

              volatile uint32_t mask_map

              Referenced by ROM_WL_rsi_get_event , ROM_WL_rsi_mask_event , ROM_WL_rsi_scheduler_init , ROM_WL_rsi_unmask_event , ROM_WL_rsi_unmask_event_from_isr , rsi_get_event_non_rom , rsi_unmask_event_from_isr_non_rom , and rsi_unmask_event_non_rom

              scheduler_sem#

              rsi_semaphore_handle_t scheduler_sem

              Referenced by ROM_WL_rsi_scheduler_init , ROM_WL_rsi_set_event , ROM_WL_rsi_set_event_from_isr , ROM_WL_rsi_unmask_event , ROM_WL_rsi_unmask_event_from_isr , and rsi_driver_deinit

              Table of Contents


              • Public Attributes
              • Public Attributes Documentation
              Logo
              Version HistorySupportAbout UsCommunityContact UsPrivacy and TermsSite Feedback
              Copyright © 2025 Silicon Laboratories. All rights reserved.