You are viewing documentation for version:
Define peripheral CAN structure.
Public Attribute Documentation#
base#
uint32_t sl_peripheral_can_val_t::base
Peripheral base address.
clk_branch#
sl_clock_branch_t sl_peripheral_can_val_t::clk_branch
Peripheral clock branch.
bus_clock#
sl_bus_clock_t sl_peripheral_can_val_t::bus_clock
Peripheral bus clock.
dma_signal_rxfl0#
sl_dma_signal_t sl_peripheral_can_val_t::dma_signal_rxfl0
RXFL0 DMA channel.
dma_signal_rxfl1#
sl_dma_signal_t sl_peripheral_can_val_t::dma_signal_rxfl1
RXFL1 DMA channel.
dma_signal_txfl0#
sl_dma_signal_t sl_peripheral_can_val_t::dma_signal_txfl0
TXFL0 DMA channel.
dma_signal_txfl1#
sl_dma_signal_t sl_peripheral_can_val_t::dma_signal_txfl1
TXFL1 DMA channel.