The minimal delay to keep the chip select line de-asserted between two transactions.

Delay between one chip select being de-activated and the activation of another.

Delay between last bit and chip select de-assert.

Delay chip select assert and first bit in a transaction.