You are viewing documentation for version:
Structure to hold the parameters for the configuration of SSI peripheral.
Public Attributes#
uint8_t
bit width either 8 or 16 bit
uint32_t
mode such as Master or Slave mode
uint32_t
clock mode such as CPOL0 CPHA1
uint32_t
Delay for receive input signal.
Public Attribute Documentation#
bit_width#
uint8_t sl_ssi_control_config_t::bit_width
bit width either 8 or 16 bit
device_mode#
uint32_t sl_ssi_control_config_t::device_mode
mode such as Master or Slave mode
clock_mode#
uint32_t sl_ssi_control_config_t::clock_mode
clock mode such as CPOL0 CPHA1
baud_rate#
uint32_t sl_ssi_control_config_t::baud_rate
baud rate for SSI
receive_sample_delay#
uint32_t sl_ssi_control_config_t::receive_sample_delay
Delay for receive input signal.
