EFM32GG995F1024Devices
Modules |
|
EFM32GG995F1024 Alternate Function | |
EFM32GG995F1024 Bit Fields | |
EFM32GG995F1024 Core | |
Processor and Core Peripheral Section.
|
|
EFM32GG995F1024 Part | |
EFM32GG995F1024 Peripheral Declarations | |
EFM32GG995F1024 Peripheral Memory Map | |
EFM32GG995F1024 Peripheral TypeDefs | |
Device Specific Peripheral Register Structures.
|
|
Macros |
|
#define | SET_BIT_FIELD (REG, MASK, VALUE, OFFSET) REG = ((REG) &~(MASK)) | (((VALUE) << (OFFSET)) & (MASK)); |
Set the value of a bit field within a register.
|
|
Typedefs |
|
typedef enum IRQn | IRQn_Type |
Enumerations |
|
enum |
IRQn
{
NonMaskableInt_IRQn = -14, HardFault_IRQn = -13, MemoryManagement_IRQn = -12, BusFault_IRQn = -11, UsageFault_IRQn = -10, SVCall_IRQn = -5, DebugMonitor_IRQn = -4, PendSV_IRQn = -2, SysTick_IRQn = -1, DMA_IRQn = 0, GPIO_EVEN_IRQn = 1, TIMER0_IRQn = 2, USART0_RX_IRQn = 3, USART0_TX_IRQn = 4, USB_IRQn = 5, ACMP0_IRQn = 6, ADC0_IRQn = 7, DAC0_IRQn = 8, I2C0_IRQn = 9, I2C1_IRQn = 10, GPIO_ODD_IRQn = 11, TIMER1_IRQn = 12, TIMER2_IRQn = 13, TIMER3_IRQn = 14, USART1_RX_IRQn = 15, USART1_TX_IRQn = 16, LESENSE_IRQn = 17, USART2_RX_IRQn = 18, USART2_TX_IRQn = 19, UART0_RX_IRQn = 20, UART0_TX_IRQn = 21, UART1_RX_IRQn = 22, UART1_TX_IRQn = 23, LEUART0_IRQn = 24, LEUART1_IRQn = 25, LETIMER0_IRQn = 26, PCNT0_IRQn = 27, PCNT1_IRQn = 28, PCNT2_IRQn = 29, RTC_IRQn = 30, BURTC_IRQn = 31, CMU_IRQn = 32, VCMP_IRQn = 33, LCD_IRQn = 34, MSC_IRQn = 35, AES_IRQn = 36, EBI_IRQn = 37, EMU_IRQn = 38 } |
Macro Definition Documentation
#define SET_BIT_FIELD | ( |
REG,
|
|
MASK,
|
|||
VALUE,
|
|||
OFFSET
|
|||
) | REG = ((REG) &~(MASK)) | (((VALUE) << (OFFSET)) & (MASK)); |
Set the value of a bit field within a register.
- Parameters
-
REG
The register to update MASK
The mask for the bit field to update VALUE
The value to write to the bit field OFFSET
The number of bits that the field is offset within the register. 0 (zero) means LSB.
Definition at line
479
of file
efm32gg995f1024.h
.
Typedef Documentation
Enumeration Type Documentation
enum IRQn |
Interrupt Number Definition
Definition at line
57
of file
efm32gg995f1024.h
.