ADC_Init_TypeDef Struct Reference
ADC initialization structure, common for single conversion and scan sequence.
#include <em_adc.h>
Data Fields |
|
| ADC_OvsRateSel_TypeDef | ovsRateSel |
|
Oversampling rate select.
|
|
| ADC_Warmup_TypeDef | warmUpMode |
|
ADC Warm-up mode.
|
|
| uint8_t | timebase |
|
Timebase for ADC warm up.
|
|
| uint8_t | prescale |
|
Clock division factor N, ADC clock = (HFPERCLK or HFPERCCLK) / (N + 1).
|
|
| bool | tailgate |
|
Enable/disable conversion tailgating.
|
|
| ADC_EM2ClockConfig_TypeDef | em2ClockConfig |
|
ADC EM2 clock configuration.
|
|
ADC initialization structure, common for single conversion and scan sequence.
Field Documentation
◆ ovsRateSel
| ADC_OvsRateSel_TypeDef ADC_Init_TypeDef::ovsRateSel |
Oversampling rate select.
To have any effect, oversampling must be enabled for single/scan mode.
◆ warmUpMode
| ADC_Warmup_TypeDef ADC_Init_TypeDef::warmUpMode |
ADC Warm-up mode.
◆ timebase
| uint8_t ADC_Init_TypeDef::timebase |
Timebase for ADC warm up.
Select N to give (N+1) HFPERCLK / HFPERCCLK cycles. (Additional delay is added for bandgap references. See the reference manual for more information.) Normally, N should be selected so that the timebase is at least 1 us. See ADC_TimebaseCalc() to obtain a suggested timebase of, at least, 1 us.
◆ prescale
| uint8_t ADC_Init_TypeDef::prescale |
Clock division factor N, ADC clock = (HFPERCLK or HFPERCCLK) / (N + 1).
◆ tailgate
| bool ADC_Init_TypeDef::tailgate |
Enable/disable conversion tailgating.
◆ em2ClockConfig
| ADC_EM2ClockConfig_TypeDef ADC_Init_TypeDef::em2ClockConfig |
ADC EM2 clock configuration.