EZR32HG_DMAREQ_BitFieldsDevices

Macros

#define DMAREQ_ADC0_SCAN ((8 << 16) + 1)
#define DMAREQ_ADC0_SINGLE ((8 << 16) + 0)
#define DMAREQ_AES_DATARD ((49 << 16) + 2)
#define DMAREQ_AES_DATAWR ((49 << 16) + 0)
#define DMAREQ_AES_KEYWR ((49 << 16) + 3)
#define DMAREQ_AES_XORDATAWR ((49 << 16) + 1)
#define DMAREQ_I2C0_RXDATAV ((20 << 16) + 0)
#define DMAREQ_I2C0_TXBL ((20 << 16) + 1)
#define DMAREQ_LEUART0_RXDATAV ((16 << 16) + 0)
#define DMAREQ_LEUART0_TXBL ((16 << 16) + 1)
#define DMAREQ_LEUART0_TXEMPTY ((16 << 16) + 2)
#define DMAREQ_MSC_WDATA ((48 << 16) + 0)
#define DMAREQ_TIMER0_CC0 ((24 << 16) + 1)
#define DMAREQ_TIMER0_CC1 ((24 << 16) + 2)
#define DMAREQ_TIMER0_CC2 ((24 << 16) + 3)
#define DMAREQ_TIMER0_UFOF ((24 << 16) + 0)
#define DMAREQ_TIMER1_CC0 ((25 << 16) + 1)
#define DMAREQ_TIMER1_CC1 ((25 << 16) + 2)
#define DMAREQ_TIMER1_CC2 ((25 << 16) + 3)
#define DMAREQ_TIMER1_UFOF ((25 << 16) + 0)
#define DMAREQ_TIMER2_CC0 ((26 << 16) + 1)
#define DMAREQ_TIMER2_CC1 ((26 << 16) + 2)
#define DMAREQ_TIMER2_CC2 ((26 << 16) + 3)
#define DMAREQ_TIMER2_UFOF ((26 << 16) + 0)
#define DMAREQ_USART0_RXDATAV ((12 << 16) + 0)
#define DMAREQ_USART0_TXBL ((12 << 16) + 1)
#define DMAREQ_USART0_TXEMPTY ((12 << 16) + 2)
#define DMAREQ_USARTRF1_RXDATAV ((13 << 16) + 0)
#define DMAREQ_USARTRF1_RXDATAVRIGHT ((13 << 16) + 3)
#define DMAREQ_USARTRF1_TXBL ((13 << 16) + 1)
#define DMAREQ_USARTRF1_TXBLRIGHT ((13 << 16) + 4)
#define DMAREQ_USARTRF1_TXEMPTY ((13 << 16) + 2)

Macro Definition Documentation

#define DMAREQ_ADC0_SCAN   ((8 << 16) + 1)

DMA channel select for ADC0_SCAN

Definition at line 49 of file ezr32hg_dmareq.h .

#define DMAREQ_ADC0_SINGLE   ((8 << 16) + 0)

DMA channel select for ADC0_SINGLE

Definition at line 48 of file ezr32hg_dmareq.h .

#define DMAREQ_AES_DATARD   ((49 << 16) + 2)

DMA channel select for AES_DATARD

Definition at line 78 of file ezr32hg_dmareq.h .

#define DMAREQ_AES_DATAWR   ((49 << 16) + 0)

DMA channel select for AES_DATAWR

Definition at line 76 of file ezr32hg_dmareq.h .

#define DMAREQ_AES_KEYWR   ((49 << 16) + 3)

DMA channel select for AES_KEYWR

Definition at line 79 of file ezr32hg_dmareq.h .

#define DMAREQ_AES_XORDATAWR   ((49 << 16) + 1)

DMA channel select for AES_XORDATAWR

Definition at line 77 of file ezr32hg_dmareq.h .

#define DMAREQ_I2C0_RXDATAV   ((20 << 16) + 0)

DMA channel select for I2C0_RXDATAV

Definition at line 61 of file ezr32hg_dmareq.h .

#define DMAREQ_I2C0_TXBL   ((20 << 16) + 1)

DMA channel select for I2C0_TXBL

Definition at line 62 of file ezr32hg_dmareq.h .

#define DMAREQ_LEUART0_RXDATAV   ((16 << 16) + 0)

DMA channel select for LEUART0_RXDATAV

Definition at line 58 of file ezr32hg_dmareq.h .

#define DMAREQ_LEUART0_TXBL   ((16 << 16) + 1)

DMA channel select for LEUART0_TXBL

Definition at line 59 of file ezr32hg_dmareq.h .

#define DMAREQ_LEUART0_TXEMPTY   ((16 << 16) + 2)

DMA channel select for LEUART0_TXEMPTY

Definition at line 60 of file ezr32hg_dmareq.h .

#define DMAREQ_MSC_WDATA   ((48 << 16) + 0)

DMA channel select for MSC_WDATA

Definition at line 75 of file ezr32hg_dmareq.h .

#define DMAREQ_TIMER0_CC0   ((24 << 16) + 1)

DMA channel select for TIMER0_CC0

Definition at line 64 of file ezr32hg_dmareq.h .

#define DMAREQ_TIMER0_CC1   ((24 << 16) + 2)

DMA channel select for TIMER0_CC1

Definition at line 65 of file ezr32hg_dmareq.h .

#define DMAREQ_TIMER0_CC2   ((24 << 16) + 3)

DMA channel select for TIMER0_CC2

Definition at line 66 of file ezr32hg_dmareq.h .

#define DMAREQ_TIMER0_UFOF   ((24 << 16) + 0)

DMA channel select for TIMER0_UFOF

Definition at line 63 of file ezr32hg_dmareq.h .

#define DMAREQ_TIMER1_CC0   ((25 << 16) + 1)

DMA channel select for TIMER1_CC0

Definition at line 68 of file ezr32hg_dmareq.h .

#define DMAREQ_TIMER1_CC1   ((25 << 16) + 2)

DMA channel select for TIMER1_CC1

Definition at line 69 of file ezr32hg_dmareq.h .

#define DMAREQ_TIMER1_CC2   ((25 << 16) + 3)

DMA channel select for TIMER1_CC2

Definition at line 70 of file ezr32hg_dmareq.h .

#define DMAREQ_TIMER1_UFOF   ((25 << 16) + 0)

DMA channel select for TIMER1_UFOF

Definition at line 67 of file ezr32hg_dmareq.h .

#define DMAREQ_TIMER2_CC0   ((26 << 16) + 1)

DMA channel select for TIMER2_CC0

Definition at line 72 of file ezr32hg_dmareq.h .

#define DMAREQ_TIMER2_CC1   ((26 << 16) + 2)

DMA channel select for TIMER2_CC1

Definition at line 73 of file ezr32hg_dmareq.h .

#define DMAREQ_TIMER2_CC2   ((26 << 16) + 3)

DMA channel select for TIMER2_CC2

Definition at line 74 of file ezr32hg_dmareq.h .

#define DMAREQ_TIMER2_UFOF   ((26 << 16) + 0)

DMA channel select for TIMER2_UFOF

Definition at line 71 of file ezr32hg_dmareq.h .

#define DMAREQ_USART0_RXDATAV   ((12 << 16) + 0)

DMA channel select for USART0_RXDATAV

Definition at line 50 of file ezr32hg_dmareq.h .

#define DMAREQ_USART0_TXBL   ((12 << 16) + 1)

DMA channel select for USART0_TXBL

Definition at line 51 of file ezr32hg_dmareq.h .

#define DMAREQ_USART0_TXEMPTY   ((12 << 16) + 2)

DMA channel select for USART0_TXEMPTY

Definition at line 52 of file ezr32hg_dmareq.h .

#define DMAREQ_USARTRF1_RXDATAV   ((13 << 16) + 0)

DMA channel select for USARTRF1_RXDATAV

Definition at line 53 of file ezr32hg_dmareq.h .

#define DMAREQ_USARTRF1_RXDATAVRIGHT   ((13 << 16) + 3)

DMA channel select for USARTRF1_RXDATAVRIGHT

Definition at line 56 of file ezr32hg_dmareq.h .

#define DMAREQ_USARTRF1_TXBL   ((13 << 16) + 1)

DMA channel select for USARTRF1_TXBL

Definition at line 54 of file ezr32hg_dmareq.h .

#define DMAREQ_USARTRF1_TXBLRIGHT   ((13 << 16) + 4)

DMA channel select for USARTRF1_TXBLRIGHT

Definition at line 57 of file ezr32hg_dmareq.h .

#define DMAREQ_USARTRF1_TXEMPTY   ((13 << 16) + 2)

DMA channel select for USARTRF1_TXEMPTY

Definition at line 55 of file ezr32hg_dmareq.h .