LDMAEMLIB

Detailed Description

Linked Direct Memory Access (LDMA) Peripheral API.

The LDMA API functions provide full support for the LDMA peripheral.

The LDMA supports these DMA transfer types:

  • Memory to memory.
  • Memory to peripheral.
  • Peripheral to memory.
  • Peripheral to peripheral.
  • Constant value to memory.

The LDMA supports linked lists of DMA descriptors allowing:

  • Circular and ping-pong buffer transfers.
  • Scatter-gather transfers.
  • Looped transfers.

The LDMA has some advanced features:

  • Intra-channel synchronization (SYNC), allowing hardware events to pause and restart a DMA sequence.
  • Immediate-write (WRI), allowing the DMA to write a constant anywhere in the memory map.
  • Complex flow control allowing if-else constructs.

A basic understanding of the LDMA controller is assumed. Please refer to the reference manual for further details. The LDMA examples described in the reference manual are particularly helpful in understanding LDMA operations.

In order to use the DMA controller, the initialization function LDMA_Init() must have been executed once (normally during system init).

DMA transfers are initiated by a call to LDMA_StartTransfer() , the transfer properties are controlled by the contents of LDMA_TransferCfg_t and LDMA_Descriptor_t structure parameters. The LDMA_Descriptor_t structure parameter may be a pointer to an array of descriptors, the descriptors in the array should be linked together as needed.

Transfer and descriptor initialization macros are provided for the most common transfer types. Due to the flexibility of the LDMA peripheral only a small subset of all possible initializer macros are provided, the user should create new one's when needed.

Examples of LDMA usage:

A simple memory to memory transfer:

/* A single transfer of 4 half words. */
static const LDMA_TransferCfg_t transferCfg = LDMA_TRANSFER_CFG_MEMORY ();
static const LDMA_Descriptor_t desc = LDMA_DESCRIPTOR_SINGLE_M2M_HALF (src, dst, 4);
void ldmaTransfer( void )
{
/* Initialize the LDMA with default values. */
LDMA_Init_t init = LDMA_INIT_DEFAULT ;
LDMA_Init (&init);
/* Start the memory transfer */
LDMA_StartTransfer (0, &transferCfg, &desc);
}


A linked list of three memory to memory transfers:

/* A transfer consisting of 3 descriptors linked together and each descriptor
* transfers 4 words from the source to the destination. */
static const LDMA_TransferCfg_t transferCfg1 = LDMA_TRANSFER_CFG_MEMORY ();
static const LDMA_Descriptor_t descList[] =
{
LDMA_DESCRIPTOR_LINKREL_M2M_WORD (src, dst, 4, 1),
LDMA_DESCRIPTOR_LINKREL_M2M_WORD (src + 4, dst + 4, 4, 1),
LDMA_DESCRIPTOR_SINGLE_M2M_WORD (src + 8, dst + 8, 4)
};
void ldmaLinkedTransfer( void )
{
/* Initialize the LDMA with default values. */
LDMA_Init_t init = LDMA_INIT_DEFAULT ;
LDMA_Init (&init);
/* Start the linked memory transfer */
LDMA_StartTransfer (0, &transferCfg1, &descList[0]);
}


DMA from serial port peripheral to memory:

/* The LDMA transfer should be triggered by the USART1 RX data available signal. */
static const LDMA_TransferCfg_t usart1RxTransfer =
LDMA_TRANSFER_CFG_PERIPHERAL ( ldmaPeripheralSignal_USART1_RXDATAV );
/* Transfer 4 bytes from the USART1 RX FIFO to memory. */
static const LDMA_Descriptor_t usart1RxDesc =
LDMA_DESCRIPTOR_SINGLE_P2M_BYTE (& USART1 ->RXDATA, // Peripheral address
dst, // Destination (SRAM)
4); // Number of byte transfers
void ldmaPeripheralTransfer( void )
{
/* Initialize the LDMA with default values. */
LDMA_Init_t init = LDMA_INIT_DEFAULT ;
LDMA_Init (&init);
/* Start the peripheral transfer which is triggered by the USART1
* peripheral RXDATAV signal. */
LDMA_StartTransfer (0, &usart1RxTransfer, &usart1RxDesc);
}


Ping pong DMA from serial port peripheral to memory:

/* Two buffers used in the ping-pong transfer from USART1. */
static volatile uint8_t buffer0[5];
static volatile uint8_t buffer1[5];
/* The LDMA transfer should be triggered by the USART1 RX data available signal. */
static const LDMA_TransferCfg_t usart1Transfer =
LDMA_TRANSFER_CFG_PERIPHERAL ( ldmaPeripheralSignal_USART1_RXDATAV );
/* Both descriptors transfer 5 bytes from the USART1 rx data register into
* one of the buffers. Note that the first descriptor uses a relative address
* of 1 to link to the next descriptor, while the last descriptor uses a
* relative address of -1 to link to the first descriptor. */
static const LDMA_Descriptor_t rxLoop[] =
{
LDMA_DESCRIPTOR_LINKREL_P2M_BYTE (& USART1 ->RXDATA, buffer0, 5, 1),
LDMA_DESCRIPTOR_LINKREL_P2M_BYTE (& USART1 ->RXDATA, buffer1, 5, -1)
};
void ldmaPingPongTransfer( void )
{
/* Initialize the LDMA with default values. */
LDMA_Init_t init = LDMA_INIT_DEFAULT ;
LDMA_Init (&init);
/* Start the peripheral transfer which is triggered by the USART1
* peripheral RXDATAV signal. */
LDMA_StartTransfer (0, &usart1Transfer, &rxLoop[0]);
}
Note
The LDMA module does not implement the LDMA interrupt handler. A template for an LDMA IRQ handler is include here as an example.
/* Template for an LDMA IRQ handler. */
void LDMA_IRQHandler ( void )
{
uint32_t ch;
/* Get all pending and enabled interrupts. */
uint32_t pending = LDMA_IntGetEnabled ();
/* Loop here on an LDMA error to enable debugging. */
while (pending & LDMA_IF_ERROR ) {
}
/* Iterate over all LDMA channels. */
for (ch = 0; ch < DMA_CHAN_COUNT ; ch++) {
uint32_t mask = 0x1 << ch;
if (pending & mask) {
/* Clear interrupt flag. */
LDMA ->IFC = mask;
/* Do more stuff here, execute callbacks etc. */
}
}
}

Data Structures

union LDMA_Descriptor_t
DMA descriptor.
struct LDMA_Init_t
LDMA initialization configuration structure.
struct LDMA_TransferCfg_t
DMA transfer configuration structure.

Macros

#define LDMA_DESCRIPTOR_LINKABS_M2M_BYTE (src, dest, count)
DMA descriptor initializer for linked memory to memory byte transfer.
#define LDMA_DESCRIPTOR_LINKABS_M2M_HALF (src, dest, count)
DMA descriptor initializer for linked memory to memory half-word transfer.
#define LDMA_DESCRIPTOR_LINKABS_M2M_WORD (src, dest, count)
DMA descriptor initializer for linked memory to memory word transfer.
#define LDMA_DESCRIPTOR_LINKABS_SYNC (set, clr, matchValue, matchEnable)
DMA descriptor initializer for SYNC transfer.
#define LDMA_DESCRIPTOR_LINKABS_WRITE (value, address)
DMA descriptor initializer for Immediate WRITE transfer.
#define LDMA_DESCRIPTOR_LINKREL_M2M_BYTE (src, dest, count, linkjmp)
DMA descriptor initializer for linked memory to memory byte transfer.
#define LDMA_DESCRIPTOR_LINKREL_M2M_HALF (src, dest, count, linkjmp)
DMA descriptor initializer for linked memory to memory half-word transfer.
#define LDMA_DESCRIPTOR_LINKREL_M2M_WORD (src, dest, count, linkjmp)
DMA descriptor initializer for linked memory to memory word transfer.
#define LDMA_DESCRIPTOR_LINKREL_M2P_BYTE (src, dest, count, linkjmp)
DMA descriptor initializer for byte transfers from memory to a peripheral.
#define LDMA_DESCRIPTOR_LINKREL_P2M_BYTE (src, dest, count, linkjmp)
DMA descriptor initializer for byte transfers from a peripheral to memory.
#define LDMA_DESCRIPTOR_LINKREL_SYNC (set, clr, matchValue, matchEnable, linkjmp)
DMA descriptor initializer for SYNC transfer.
#define LDMA_DESCRIPTOR_LINKREL_WRITE (value, address, linkjmp)
DMA descriptor initializer for Immediate WRITE transfer.
#define LDMA_DESCRIPTOR_SINGLE_M2M_BYTE (src, dest, count)
DMA descriptor initializer for single memory to memory byte transfer.
#define LDMA_DESCRIPTOR_SINGLE_M2M_HALF (src, dest, count)
DMA descriptor initializer for single memory to memory half-word transfer.
#define LDMA_DESCRIPTOR_SINGLE_M2M_WORD (src, dest, count)
DMA descriptor initializer for single memory to memory word transfer.
#define LDMA_DESCRIPTOR_SINGLE_M2P_BYTE (src, dest, count)
DMA descriptor initializer for byte transfers from memory to a peripheral.
#define LDMA_DESCRIPTOR_SINGLE_P2M_BYTE (src, dest, count)
DMA descriptor initializer for byte transfers from a peripheral to memory.
#define LDMA_DESCRIPTOR_SINGLE_P2P_BYTE (src, dest, count)
DMA descriptor initializer for byte transfers from a peripheral to a peripheral.
#define LDMA_DESCRIPTOR_SINGLE_SYNC (set, clr, matchValue, matchEnable)
DMA descriptor initializer for SYNC transfer.
#define LDMA_DESCRIPTOR_SINGLE_WRITE (value, address)
DMA descriptor initializer for Immediate WRITE transfer.
#define LDMA_INIT_DEFAULT
Default DMA initialization structure.
#define LDMA_TRANSFER_CFG_MEMORY ()
Generic DMA transfer configuration for memory to memory transfers.
#define LDMA_TRANSFER_CFG_MEMORY_LOOP (loopCnt)
Generic DMA transfer configuration for looped memory to memory transfers.
#define LDMA_TRANSFER_CFG_PERIPHERAL (signal)
Generic DMA transfer configuration for memory to/from peripheral transfers.
#define LDMA_TRANSFER_CFG_PERIPHERAL_LOOP (signal, loopCnt)
Generic DMA transfer configuration for looped memory to/from peripheral transfers.

Enumerations

enum LDMA_CfgArbSlots_t {
ldmaCfgArbSlotsAs1 = _LDMA_CH_CFG_ARBSLOTS_ONE,
ldmaCfgArbSlotsAs2 = _LDMA_CH_CFG_ARBSLOTS_TWO,
ldmaCfgArbSlotsAs4 = _LDMA_CH_CFG_ARBSLOTS_FOUR,
ldmaCfgArbSlotsAs8 = _LDMA_CH_CFG_ARBSLOTS_EIGHT
}
enum LDMA_CfgDstIncSign_t {
ldmaCfgDstIncSignPos = _LDMA_CH_CFG_DSTINCSIGN_POSITIVE,
ldmaCfgDstIncSignNeg = _LDMA_CH_CFG_DSTINCSIGN_NEGATIVE
}
enum LDMA_CfgSrcIncSign_t {
ldmaCfgSrcIncSignPos = _LDMA_CH_CFG_SRCINCSIGN_POSITIVE,
ldmaCfgSrcIncSignNeg = _LDMA_CH_CFG_SRCINCSIGN_NEGATIVE
}
enum LDMA_CtrlBlockSize_t {
ldmaCtrlBlockSizeUnit1 = _LDMA_CH_CTRL_BLOCKSIZE_UNIT1,
ldmaCtrlBlockSizeUnit2 = _LDMA_CH_CTRL_BLOCKSIZE_UNIT2,
ldmaCtrlBlockSizeUnit3 = _LDMA_CH_CTRL_BLOCKSIZE_UNIT3,
ldmaCtrlBlockSizeUnit4 = _LDMA_CH_CTRL_BLOCKSIZE_UNIT4,
ldmaCtrlBlockSizeUnit6 = _LDMA_CH_CTRL_BLOCKSIZE_UNIT6,
ldmaCtrlBlockSizeUnit8 = _LDMA_CH_CTRL_BLOCKSIZE_UNIT8,
ldmaCtrlBlockSizeUnit16 = _LDMA_CH_CTRL_BLOCKSIZE_UNIT16,
ldmaCtrlBlockSizeUnit32 = _LDMA_CH_CTRL_BLOCKSIZE_UNIT32,
ldmaCtrlBlockSizeUnit64 = _LDMA_CH_CTRL_BLOCKSIZE_UNIT64,
ldmaCtrlBlockSizeUnit128 = _LDMA_CH_CTRL_BLOCKSIZE_UNIT128,
ldmaCtrlBlockSizeUnit256 = _LDMA_CH_CTRL_BLOCKSIZE_UNIT256,
ldmaCtrlBlockSizeUnit512 = _LDMA_CH_CTRL_BLOCKSIZE_UNIT512,
ldmaCtrlBlockSizeUnit1024 = _LDMA_CH_CTRL_BLOCKSIZE_UNIT1024,
ldmaCtrlBlockSizeAll = _LDMA_CH_CTRL_BLOCKSIZE_ALL
}
enum LDMA_CtrlDstAddrMode_t {
ldmaCtrlDstAddrModeAbs = _LDMA_CH_CTRL_DSTMODE_ABSOLUTE,
ldmaCtrlDstAddrModeRel = _LDMA_CH_CTRL_DSTMODE_RELATIVE
}
enum LDMA_CtrlDstInc_t {
ldmaCtrlDstIncOne = _LDMA_CH_CTRL_DSTINC_ONE,
ldmaCtrlDstIncTwo = _LDMA_CH_CTRL_DSTINC_TWO,
ldmaCtrlDstIncFour = _LDMA_CH_CTRL_DSTINC_FOUR,
ldmaCtrlDstIncNone = _LDMA_CH_CTRL_DSTINC_NONE
}
enum LDMA_CtrlReqMode_t {
ldmaCtrlReqModeBlock = _LDMA_CH_CTRL_REQMODE_BLOCK,
ldmaCtrlReqModeAll = _LDMA_CH_CTRL_REQMODE_ALL
}
enum LDMA_CtrlSize_t {
ldmaCtrlSizeByte = _LDMA_CH_CTRL_SIZE_BYTE,
ldmaCtrlSizeHalf = _LDMA_CH_CTRL_SIZE_HALFWORD,
ldmaCtrlSizeWord = _LDMA_CH_CTRL_SIZE_WORD
}
enum LDMA_CtrlSrcAddrMode_t {
ldmaCtrlSrcAddrModeAbs = _LDMA_CH_CTRL_SRCMODE_ABSOLUTE,
ldmaCtrlSrcAddrModeRel = _LDMA_CH_CTRL_SRCMODE_RELATIVE
}
enum LDMA_CtrlSrcInc_t {
ldmaCtrlSrcIncOne = _LDMA_CH_CTRL_SRCINC_ONE,
ldmaCtrlSrcIncTwo = _LDMA_CH_CTRL_SRCINC_TWO,
ldmaCtrlSrcIncFour = _LDMA_CH_CTRL_SRCINC_FOUR,
ldmaCtrlSrcIncNone = _LDMA_CH_CTRL_SRCINC_NONE
}
enum LDMA_CtrlStructType_t {
ldmaCtrlStructTypeXfer = _LDMA_CH_CTRL_STRUCTTYPE_TRANSFER,
ldmaCtrlStructTypeSync = _LDMA_CH_CTRL_STRUCTTYPE_SYNCHRONIZE,
ldmaCtrlStructTypeWrite = _LDMA_CH_CTRL_STRUCTTYPE_WRITE
}
enum LDMA_LinkMode_t {
ldmaLinkModeAbs = _LDMA_CH_LINK_LINKMODE_ABSOLUTE,
ldmaLinkModeRel = _LDMA_CH_LINK_LINKMODE_RELATIVE
}
enum LDMA_PeripheralSignal_t {
ldmaPeripheralSignal_NONE = LDMA_CH_REQSEL_SOURCESEL_NONE,
ldmaPeripheralSignal_ADC0_SCAN = LDMA_CH_REQSEL_SIGSEL_ADC0SCAN | LDMA_CH_REQSEL_SOURCESEL_ADC0,
ldmaPeripheralSignal_ADC0_SINGLE = LDMA_CH_REQSEL_SIGSEL_ADC0SINGLE | LDMA_CH_REQSEL_SOURCESEL_ADC0,
ldmaPeripheralSignal_ADC1_SCAN = LDMA_CH_REQSEL_SIGSEL_ADC1SCAN | LDMA_CH_REQSEL_SOURCESEL_ADC1,
ldmaPeripheralSignal_ADC1_SINGLE = LDMA_CH_REQSEL_SIGSEL_ADC1SINGLE | LDMA_CH_REQSEL_SOURCESEL_ADC1,
ldmaPeripheralSignal_CRYPTO0_DATA0RD = LDMA_CH_REQSEL_SIGSEL_CRYPTO0DATA0RD | LDMA_CH_REQSEL_SOURCESEL_CRYPTO0,
ldmaPeripheralSignal_CRYPTO0_DATA0WR = LDMA_CH_REQSEL_SIGSEL_CRYPTO0DATA0WR | LDMA_CH_REQSEL_SOURCESEL_CRYPTO0,
ldmaPeripheralSignal_CRYPTO0_DATA0XWR = LDMA_CH_REQSEL_SIGSEL_CRYPTO0DATA0XWR | LDMA_CH_REQSEL_SOURCESEL_CRYPTO0,
ldmaPeripheralSignal_CRYPTO0_DATA1RD = LDMA_CH_REQSEL_SIGSEL_CRYPTO0DATA1RD | LDMA_CH_REQSEL_SOURCESEL_CRYPTO0,
ldmaPeripheralSignal_CRYPTO0_DATA1WR = LDMA_CH_REQSEL_SIGSEL_CRYPTO0DATA1WR | LDMA_CH_REQSEL_SOURCESEL_CRYPTO0,
ldmaPeripheralSignal_CSEN_BSLN = LDMA_CH_REQSEL_SIGSEL_CSENBSLN | LDMA_CH_REQSEL_SOURCESEL_CSEN,
ldmaPeripheralSignal_CSEN_DATA = LDMA_CH_REQSEL_SIGSEL_CSENDATA | LDMA_CH_REQSEL_SOURCESEL_CSEN,
ldmaPeripheralSignal_EBI_PXL0EMPTY = LDMA_CH_REQSEL_SIGSEL_EBIPXL0EMPTY | LDMA_CH_REQSEL_SOURCESEL_EBI,
ldmaPeripheralSignal_EBI_PXL1EMPTY = LDMA_CH_REQSEL_SIGSEL_EBIPXL1EMPTY | LDMA_CH_REQSEL_SOURCESEL_EBI,
ldmaPeripheralSignal_EBI_PXLFULL = LDMA_CH_REQSEL_SIGSEL_EBIPXLFULL | LDMA_CH_REQSEL_SOURCESEL_EBI,
ldmaPeripheralSignal_EBI_DDEMPTY = LDMA_CH_REQSEL_SIGSEL_EBIDDEMPTY | LDMA_CH_REQSEL_SOURCESEL_EBI,
ldmaPeripheralSignal_EBI_VSYNC = LDMA_CH_REQSEL_SIGSEL_EBIVSYNC | LDMA_CH_REQSEL_SOURCESEL_EBI,
ldmaPeripheralSignal_EBI_HSYNC = LDMA_CH_REQSEL_SIGSEL_EBIHSYNC | LDMA_CH_REQSEL_SOURCESEL_EBI,
ldmaPeripheralSignal_I2C0_RXDATAV = LDMA_CH_REQSEL_SIGSEL_I2C0RXDATAV | LDMA_CH_REQSEL_SOURCESEL_I2C0,
ldmaPeripheralSignal_I2C0_TXBL = LDMA_CH_REQSEL_SIGSEL_I2C0TXBL | LDMA_CH_REQSEL_SOURCESEL_I2C0,
ldmaPeripheralSignal_I2C1_RXDATAV = LDMA_CH_REQSEL_SIGSEL_I2C1RXDATAV | LDMA_CH_REQSEL_SOURCESEL_I2C1,
ldmaPeripheralSignal_I2C1_TXBL = LDMA_CH_REQSEL_SIGSEL_I2C1TXBL | LDMA_CH_REQSEL_SOURCESEL_I2C1,
ldmaPeripheralSignal_I2C2_RXDATAV = LDMA_CH_REQSEL_SIGSEL_I2C2RXDATAV | LDMA_CH_REQSEL_SOURCESEL_I2C2,
ldmaPeripheralSignal_I2C2_TXBL = LDMA_CH_REQSEL_SIGSEL_I2C2TXBL | LDMA_CH_REQSEL_SOURCESEL_I2C2,
ldmaPeripheralSignal_LESENSE_BUFDATAV = LDMA_CH_REQSEL_SIGSEL_LESENSEBUFDATAV | LDMA_CH_REQSEL_SOURCESEL_LESENSE,
ldmaPeripheralSignal_LEUART0_RXDATAV = LDMA_CH_REQSEL_SIGSEL_LEUART0RXDATAV | LDMA_CH_REQSEL_SOURCESEL_LEUART0,
ldmaPeripheralSignal_LEUART0_TXBL = LDMA_CH_REQSEL_SIGSEL_LEUART0TXBL | LDMA_CH_REQSEL_SOURCESEL_LEUART0,
ldmaPeripheralSignal_LEUART0_TXEMPTY = LDMA_CH_REQSEL_SIGSEL_LEUART0TXEMPTY | LDMA_CH_REQSEL_SOURCESEL_LEUART0,
ldmaPeripheralSignal_LEUART1_RXDATAV = LDMA_CH_REQSEL_SIGSEL_LEUART1RXDATAV | LDMA_CH_REQSEL_SOURCESEL_LEUART1,
ldmaPeripheralSignal_LEUART1_TXBL = LDMA_CH_REQSEL_SIGSEL_LEUART1TXBL | LDMA_CH_REQSEL_SOURCESEL_LEUART1,
ldmaPeripheralSignal_LEUART1_TXEMPTY = LDMA_CH_REQSEL_SIGSEL_LEUART1TXEMPTY | LDMA_CH_REQSEL_SOURCESEL_LEUART1,
ldmaPeripheralSignal_MSC_WDATA = LDMA_CH_REQSEL_SIGSEL_MSCWDATA | LDMA_CH_REQSEL_SOURCESEL_MSC,
ldmaPeripheralSignal_PRS_REQ0 = LDMA_CH_REQSEL_SIGSEL_PRSREQ0 | LDMA_CH_REQSEL_SOURCESEL_PRS,
ldmaPeripheralSignal_PRS_REQ1 = LDMA_CH_REQSEL_SIGSEL_PRSREQ1 | LDMA_CH_REQSEL_SOURCESEL_PRS,
ldmaPeripheralSignal_TIMER0_CC0 = LDMA_CH_REQSEL_SIGSEL_TIMER0CC0 | LDMA_CH_REQSEL_SOURCESEL_TIMER0,
ldmaPeripheralSignal_TIMER0_CC1 = LDMA_CH_REQSEL_SIGSEL_TIMER0CC1 | LDMA_CH_REQSEL_SOURCESEL_TIMER0,
ldmaPeripheralSignal_TIMER0_CC2 = LDMA_CH_REQSEL_SIGSEL_TIMER0CC2 | LDMA_CH_REQSEL_SOURCESEL_TIMER0,
ldmaPeripheralSignal_TIMER0_UFOF = LDMA_CH_REQSEL_SIGSEL_TIMER0UFOF | LDMA_CH_REQSEL_SOURCESEL_TIMER0,
ldmaPeripheralSignal_TIMER1_CC0 = LDMA_CH_REQSEL_SIGSEL_TIMER1CC0 | LDMA_CH_REQSEL_SOURCESEL_TIMER1,
ldmaPeripheralSignal_TIMER1_CC1 = LDMA_CH_REQSEL_SIGSEL_TIMER1CC1 | LDMA_CH_REQSEL_SOURCESEL_TIMER1,
ldmaPeripheralSignal_TIMER1_CC2 = LDMA_CH_REQSEL_SIGSEL_TIMER1CC2 | LDMA_CH_REQSEL_SOURCESEL_TIMER1,
ldmaPeripheralSignal_TIMER1_CC3 = LDMA_CH_REQSEL_SIGSEL_TIMER1CC3 | LDMA_CH_REQSEL_SOURCESEL_TIMER1,
ldmaPeripheralSignal_TIMER1_UFOF = LDMA_CH_REQSEL_SIGSEL_TIMER1UFOF | LDMA_CH_REQSEL_SOURCESEL_TIMER1,
ldmaPeripheralSignal_TIMER2_CC0 = LDMA_CH_REQSEL_SIGSEL_TIMER2CC0 | LDMA_CH_REQSEL_SOURCESEL_TIMER2,
ldmaPeripheralSignal_TIMER2_CC1 = LDMA_CH_REQSEL_SIGSEL_TIMER2CC1 | LDMA_CH_REQSEL_SOURCESEL_TIMER2,
ldmaPeripheralSignal_TIMER2_CC2 = LDMA_CH_REQSEL_SIGSEL_TIMER2CC2 | LDMA_CH_REQSEL_SOURCESEL_TIMER2,
ldmaPeripheralSignal_TIMER2_UFOF = LDMA_CH_REQSEL_SIGSEL_TIMER2UFOF | LDMA_CH_REQSEL_SOURCESEL_TIMER2,
ldmaPeripheralSignal_TIMER3_CC0 = LDMA_CH_REQSEL_SIGSEL_TIMER3CC0 | LDMA_CH_REQSEL_SOURCESEL_TIMER3,
ldmaPeripheralSignal_TIMER3_CC1 = LDMA_CH_REQSEL_SIGSEL_TIMER3CC1 | LDMA_CH_REQSEL_SOURCESEL_TIMER3,
ldmaPeripheralSignal_TIMER3_CC2 = LDMA_CH_REQSEL_SIGSEL_TIMER3CC2 | LDMA_CH_REQSEL_SOURCESEL_TIMER3,
ldmaPeripheralSignal_TIMER3_UFOF = LDMA_CH_REQSEL_SIGSEL_TIMER3UFOF | LDMA_CH_REQSEL_SOURCESEL_TIMER3,
ldmaPeripheralSignal_TIMER4_CC0 = LDMA_CH_REQSEL_SIGSEL_TIMER4CC0 | LDMA_CH_REQSEL_SOURCESEL_TIMER4,
ldmaPeripheralSignal_TIMER4_CC1 = LDMA_CH_REQSEL_SIGSEL_TIMER4CC1 | LDMA_CH_REQSEL_SOURCESEL_TIMER4,
ldmaPeripheralSignal_TIMER4_CC2 = LDMA_CH_REQSEL_SIGSEL_TIMER4CC2 | LDMA_CH_REQSEL_SOURCESEL_TIMER4,
ldmaPeripheralSignal_TIMER4_UFOF = LDMA_CH_REQSEL_SIGSEL_TIMER4UFOF | LDMA_CH_REQSEL_SOURCESEL_TIMER4,
ldmaPeripheralSignal_TIMER5_CC0 = LDMA_CH_REQSEL_SIGSEL_TIMER5CC0 | LDMA_CH_REQSEL_SOURCESEL_TIMER5,
ldmaPeripheralSignal_TIMER5_CC1 = LDMA_CH_REQSEL_SIGSEL_TIMER5CC1 | LDMA_CH_REQSEL_SOURCESEL_TIMER5,
ldmaPeripheralSignal_TIMER5_CC2 = LDMA_CH_REQSEL_SIGSEL_TIMER5CC2 | LDMA_CH_REQSEL_SOURCESEL_TIMER5,
ldmaPeripheralSignal_TIMER5_UFOF = LDMA_CH_REQSEL_SIGSEL_TIMER5UFOF | LDMA_CH_REQSEL_SOURCESEL_TIMER5,
ldmaPeripheralSignal_TIMER6_CC0 = LDMA_CH_REQSEL_SIGSEL_TIMER6CC0 | LDMA_CH_REQSEL_SOURCESEL_TIMER6,
ldmaPeripheralSignal_TIMER6_CC1 = LDMA_CH_REQSEL_SIGSEL_TIMER6CC1 | LDMA_CH_REQSEL_SOURCESEL_TIMER6,
ldmaPeripheralSignal_TIMER6_CC2 = LDMA_CH_REQSEL_SIGSEL_TIMER6CC2 | LDMA_CH_REQSEL_SOURCESEL_TIMER6,
ldmaPeripheralSignal_TIMER6_UFOF = LDMA_CH_REQSEL_SIGSEL_TIMER6UFOF | LDMA_CH_REQSEL_SOURCESEL_TIMER6,
ldmaPeripheralSignal_UART0_RXDATAV = LDMA_CH_REQSEL_SIGSEL_UART0RXDATAV | LDMA_CH_REQSEL_SOURCESEL_UART0,
ldmaPeripheralSignal_UART0_TXBL = LDMA_CH_REQSEL_SIGSEL_UART0TXBL | LDMA_CH_REQSEL_SOURCESEL_UART0,
ldmaPeripheralSignal_UART0_TXEMPTY = LDMA_CH_REQSEL_SIGSEL_UART0TXEMPTY | LDMA_CH_REQSEL_SOURCESEL_UART0,
ldmaPeripheralSignal_UART1_RXDATAV = LDMA_CH_REQSEL_SIGSEL_UART1RXDATAV | LDMA_CH_REQSEL_SOURCESEL_UART1,
ldmaPeripheralSignal_UART1_TXBL = LDMA_CH_REQSEL_SIGSEL_UART1TXBL | LDMA_CH_REQSEL_SOURCESEL_UART1,
ldmaPeripheralSignal_UART1_TXEMPTY = LDMA_CH_REQSEL_SIGSEL_UART1TXEMPTY | LDMA_CH_REQSEL_SOURCESEL_UART1,
ldmaPeripheralSignal_USART0_RXDATAV = LDMA_CH_REQSEL_SIGSEL_USART0RXDATAV | LDMA_CH_REQSEL_SOURCESEL_USART0,
ldmaPeripheralSignal_USART0_TXBL = LDMA_CH_REQSEL_SIGSEL_USART0TXBL | LDMA_CH_REQSEL_SOURCESEL_USART0,
ldmaPeripheralSignal_USART0_TXEMPTY = LDMA_CH_REQSEL_SIGSEL_USART0TXEMPTY | LDMA_CH_REQSEL_SOURCESEL_USART0,
ldmaPeripheralSignal_USART1_RXDATAV = LDMA_CH_REQSEL_SIGSEL_USART1RXDATAV | LDMA_CH_REQSEL_SOURCESEL_USART1,
ldmaPeripheralSignal_USART1_RXDATAVRIGHT = LDMA_CH_REQSEL_SIGSEL_USART1RXDATAVRIGHT | LDMA_CH_REQSEL_SOURCESEL_USART1,
ldmaPeripheralSignal_USART1_TXBL = LDMA_CH_REQSEL_SIGSEL_USART1TXBL | LDMA_CH_REQSEL_SOURCESEL_USART1,
ldmaPeripheralSignal_USART1_TXBLRIGHT = LDMA_CH_REQSEL_SIGSEL_USART1TXBLRIGHT | LDMA_CH_REQSEL_SOURCESEL_USART1,
ldmaPeripheralSignal_USART1_TXEMPTY = LDMA_CH_REQSEL_SIGSEL_USART1TXEMPTY | LDMA_CH_REQSEL_SOURCESEL_USART1,
ldmaPeripheralSignal_USART2_RXDATAV = LDMA_CH_REQSEL_SIGSEL_USART2RXDATAV | LDMA_CH_REQSEL_SOURCESEL_USART2,
ldmaPeripheralSignal_USART2_TXBL = LDMA_CH_REQSEL_SIGSEL_USART2TXBL | LDMA_CH_REQSEL_SOURCESEL_USART2,
ldmaPeripheralSignal_USART2_TXEMPTY = LDMA_CH_REQSEL_SIGSEL_USART2TXEMPTY | LDMA_CH_REQSEL_SOURCESEL_USART2,
ldmaPeripheralSignal_USART3_RXDATAV = LDMA_CH_REQSEL_SIGSEL_USART3RXDATAV | LDMA_CH_REQSEL_SOURCESEL_USART3,
ldmaPeripheralSignal_USART3_RXDATAVRIGHT = LDMA_CH_REQSEL_SIGSEL_USART3RXDATAVRIGHT | LDMA_CH_REQSEL_SOURCESEL_USART3,
ldmaPeripheralSignal_USART3_TXBL = LDMA_CH_REQSEL_SIGSEL_USART3TXBL | LDMA_CH_REQSEL_SOURCESEL_USART3,
ldmaPeripheralSignal_USART3_TXBLRIGHT = LDMA_CH_REQSEL_SIGSEL_USART3TXBLRIGHT | LDMA_CH_REQSEL_SOURCESEL_USART3,
ldmaPeripheralSignal_USART3_TXEMPTY = LDMA_CH_REQSEL_SIGSEL_USART3TXEMPTY | LDMA_CH_REQSEL_SOURCESEL_USART3,
ldmaPeripheralSignal_USART4_RXDATAV = LDMA_CH_REQSEL_SIGSEL_USART4RXDATAV | LDMA_CH_REQSEL_SOURCESEL_USART4,
ldmaPeripheralSignal_USART4_RXDATAVRIGHT = LDMA_CH_REQSEL_SIGSEL_USART4RXDATAVRIGHT | LDMA_CH_REQSEL_SOURCESEL_USART4,
ldmaPeripheralSignal_USART4_TXBL = LDMA_CH_REQSEL_SIGSEL_USART4TXBL | LDMA_CH_REQSEL_SOURCESEL_USART4,
ldmaPeripheralSignal_USART4_TXBLRIGHT = LDMA_CH_REQSEL_SIGSEL_USART4TXBLRIGHT | LDMA_CH_REQSEL_SOURCESEL_USART4,
ldmaPeripheralSignal_USART4_TXEMPTY = LDMA_CH_REQSEL_SIGSEL_USART4TXEMPTY | LDMA_CH_REQSEL_SOURCESEL_USART4,
ldmaPeripheralSignal_USART5_RXDATAV = LDMA_CH_REQSEL_SIGSEL_USART5RXDATAV | LDMA_CH_REQSEL_SOURCESEL_USART5,
ldmaPeripheralSignal_USART5_TXBL = LDMA_CH_REQSEL_SIGSEL_USART5TXBL | LDMA_CH_REQSEL_SOURCESEL_USART5,
ldmaPeripheralSignal_USART5_TXEMPTY = LDMA_CH_REQSEL_SIGSEL_USART5TXEMPTY | LDMA_CH_REQSEL_SOURCESEL_USART5,
ldmaPeripheralSignal_VDAC0_CH0 = LDMA_CH_REQSEL_SIGSEL_VDAC0CH0 | LDMA_CH_REQSEL_SOURCESEL_VDAC0,
ldmaPeripheralSignal_VDAC0_CH1 = LDMA_CH_REQSEL_SIGSEL_VDAC0CH1 | LDMA_CH_REQSEL_SOURCESEL_VDAC0,
ldmaPeripheralSignal_WTIMER0_CC0 = LDMA_CH_REQSEL_SIGSEL_WTIMER0CC0 | LDMA_CH_REQSEL_SOURCESEL_WTIMER0,
ldmaPeripheralSignal_WTIMER0_CC1 = LDMA_CH_REQSEL_SIGSEL_WTIMER0CC1 | LDMA_CH_REQSEL_SOURCESEL_WTIMER0,
ldmaPeripheralSignal_WTIMER0_CC2 = LDMA_CH_REQSEL_SIGSEL_WTIMER0CC2 | LDMA_CH_REQSEL_SOURCESEL_WTIMER0,
ldmaPeripheralSignal_WTIMER0_UFOF = LDMA_CH_REQSEL_SIGSEL_WTIMER0UFOF | LDMA_CH_REQSEL_SOURCESEL_WTIMER0,
ldmaPeripheralSignal_WTIMER1_CC0 = LDMA_CH_REQSEL_SIGSEL_WTIMER1CC0 | LDMA_CH_REQSEL_SOURCESEL_WTIMER1,
ldmaPeripheralSignal_WTIMER1_CC1 = LDMA_CH_REQSEL_SIGSEL_WTIMER1CC1 | LDMA_CH_REQSEL_SOURCESEL_WTIMER1,
ldmaPeripheralSignal_WTIMER1_CC2 = LDMA_CH_REQSEL_SIGSEL_WTIMER1CC2 | LDMA_CH_REQSEL_SOURCESEL_WTIMER1,
ldmaPeripheralSignal_WTIMER1_CC3 = LDMA_CH_REQSEL_SIGSEL_WTIMER1CC3 | LDMA_CH_REQSEL_SOURCESEL_WTIMER1,
ldmaPeripheralSignal_WTIMER1_UFOF = LDMA_CH_REQSEL_SIGSEL_WTIMER1UFOF | LDMA_CH_REQSEL_SOURCESEL_WTIMER1,
ldmaPeripheralSignal_WTIMER2_CC0 = LDMA_CH_REQSEL_SIGSEL_WTIMER2CC0 | LDMA_CH_REQSEL_SOURCESEL_WTIMER2,
ldmaPeripheralSignal_WTIMER2_CC1 = LDMA_CH_REQSEL_SIGSEL_WTIMER2CC1 | LDMA_CH_REQSEL_SOURCESEL_WTIMER2,
ldmaPeripheralSignal_WTIMER2_CC2 = LDMA_CH_REQSEL_SIGSEL_WTIMER2CC2 | LDMA_CH_REQSEL_SOURCESEL_WTIMER2,
ldmaPeripheralSignal_WTIMER2_UFOF = LDMA_CH_REQSEL_SIGSEL_WTIMER2UFOF | LDMA_CH_REQSEL_SOURCESEL_WTIMER2,
ldmaPeripheralSignal_WTIMER3_CC0 = LDMA_CH_REQSEL_SIGSEL_WTIMER3CC0 | LDMA_CH_REQSEL_SOURCESEL_WTIMER3,
ldmaPeripheralSignal_WTIMER3_CC1 = LDMA_CH_REQSEL_SIGSEL_WTIMER3CC1 | LDMA_CH_REQSEL_SOURCESEL_WTIMER3,
ldmaPeripheralSignal_WTIMER3_CC2 = LDMA_CH_REQSEL_SIGSEL_WTIMER3CC2 | LDMA_CH_REQSEL_SOURCESEL_WTIMER3,
ldmaPeripheralSignal_WTIMER3_UFOF = LDMA_CH_REQSEL_SIGSEL_WTIMER3UFOF | LDMA_CH_REQSEL_SOURCESEL_WTIMER3
}

Functions

void LDMA_DeInit (void)
De-initialize the LDMA controller.
void LDMA_EnableChannelRequest (int ch, bool enable)
Enable or disable a LDMA channel request.
void LDMA_Init (const LDMA_Init_t *init)
Initialize the LDMA controller.
__STATIC_INLINE void LDMA_IntClear (uint32_t flags)
Clear one or more pending LDMA interrupts.
__STATIC_INLINE void LDMA_IntDisable (uint32_t flags)
Disable one or more LDMA interrupts.
__STATIC_INLINE void LDMA_IntEnable (uint32_t flags)
Enable one or more LDMA interrupts.
__STATIC_INLINE uint32_t LDMA_IntGet (void)
Get pending LDMA interrupt flags.
__STATIC_INLINE uint32_t LDMA_IntGetEnabled (void)
Get enabled and pending LDMA interrupt flags. Useful for handling more interrupt sources in the same interrupt handler.
__STATIC_INLINE void LDMA_IntSet (uint32_t flags)
Set one or more pending LDMA interrupts.
void LDMA_StartTransfer (int ch, const LDMA_TransferCfg_t *transfer, const LDMA_Descriptor_t *descriptor)
Start a DMA transfer.
void LDMA_StopTransfer (int ch)
Stop a DMA transfer.
bool LDMA_TransferDone (int ch)
Check if a DMA transfer has completed.
uint32_t LDMA_TransferRemainingCount (int ch)
Get number of items remaining in a transfer.

Macro Definition Documentation

#define LDMA_DESCRIPTOR_LINKABS_M2M_BYTE ( src,
dest,
count
)
Value:
{ \
.xfer = \
{ \
.structType = ldmaCtrlStructTypeXfer , \
.structReq = 1, \
.xferCnt = (count) - 1, \
.byteSwap = 0, \
.blockSize = ldmaCtrlBlockSizeUnit1 , \
.doneIfs = 0, \
.reqMode = ldmaCtrlReqModeAll , \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = ldmaCtrlSrcIncOne , \
.size = ldmaCtrlSizeByte , \
.dstInc = ldmaCtrlDstIncOne , \
.srcAddrMode = ldmaCtrlSrcAddrModeAbs , \
.dstAddrMode = ldmaCtrlDstAddrModeAbs , \
.srcAddr = (uint32_t)(src), \
.dstAddr = (uint32_t)(dest), \
.linkMode = ldmaLinkModeAbs , \
.link = 1, \
.linkAddr = 0 /* Must be set runtime ! */ \
} \
}
ldmaLinkModeAbs
Definition: em_ldma.h:201
ldmaCtrlBlockSizeUnit1
Definition: em_ldma.h:135
ldmaCtrlSizeByte
Definition: em_ldma.h:174
ldmaCtrlSrcAddrModeAbs
Definition: em_ldma.h:189
ldmaCtrlDstAddrModeAbs
Definition: em_ldma.h:195
ldmaCtrlStructTypeXfer
Definition: em_ldma.h:153
ldmaCtrlSrcIncOne
Definition: em_ldma.h:166
ldmaCtrlReqModeAll
Definition: em_ldma.h:161
ldmaCtrlDstIncOne
Definition: em_ldma.h:181

DMA descriptor initializer for linked memory to memory byte transfer.

The link address must be an absolute address.

Note
The linkAddr member of the transfer descriptor is not initialized.
Parameters
[in] src Source data address.
[in] dest Destination data address.
[in] count Number of bytes to transfer.

Definition at line 968 of file em_ldma.h .

#define LDMA_DESCRIPTOR_LINKABS_M2M_HALF ( src,
dest,
count
)
Value:
{ \
.xfer = \
{ \
.structType = ldmaCtrlStructTypeXfer , \
.structReq = 1, \
.xferCnt = (count) - 1, \
.byteSwap = 0, \
.blockSize = ldmaCtrlBlockSizeUnit1 , \
.doneIfs = 0, \
.reqMode = ldmaCtrlReqModeAll , \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = ldmaCtrlSrcIncOne , \
.size = ldmaCtrlSizeHalf , \
.dstInc = ldmaCtrlDstIncOne , \
.srcAddrMode = ldmaCtrlSrcAddrModeAbs , \
.dstAddrMode = ldmaCtrlDstAddrModeAbs , \
.srcAddr = (uint32_t)(src), \
.dstAddr = (uint32_t)(dest), \
.linkMode = ldmaLinkModeAbs , \
.link = 1, \
.linkAddr = 0 /* Must be set runtime ! */ \
} \
}
ldmaLinkModeAbs
Definition: em_ldma.h:201
ldmaCtrlBlockSizeUnit1
Definition: em_ldma.h:135
ldmaCtrlSrcAddrModeAbs
Definition: em_ldma.h:189
ldmaCtrlDstAddrModeAbs
Definition: em_ldma.h:195
ldmaCtrlStructTypeXfer
Definition: em_ldma.h:153
ldmaCtrlSizeHalf
Definition: em_ldma.h:175
ldmaCtrlSrcIncOne
Definition: em_ldma.h:166
ldmaCtrlReqModeAll
Definition: em_ldma.h:161
ldmaCtrlDstIncOne
Definition: em_ldma.h:181

DMA descriptor initializer for linked memory to memory half-word transfer.

The link address must be an absolute address.

Note
The linkAddr member of the transfer descriptor is not initialized.
Parameters
[in] src Source data address.
[in] dest Destination data address.
[in] count Number of half-words to transfer.

Definition at line 930 of file em_ldma.h .

#define LDMA_DESCRIPTOR_LINKABS_M2M_WORD ( src,
dest,
count
)
Value:
{ \
.xfer = \
{ \
.structType = ldmaCtrlStructTypeXfer , \
.structReq = 1, \
.xferCnt = (count) - 1, \
.byteSwap = 0, \
.blockSize = ldmaCtrlBlockSizeUnit1 , \
.doneIfs = 0, \
.reqMode = ldmaCtrlReqModeAll , \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = ldmaCtrlSrcIncOne , \
.size = ldmaCtrlSizeWord , \
.dstInc = ldmaCtrlDstIncOne , \
.srcAddrMode = ldmaCtrlSrcAddrModeAbs , \
.dstAddrMode = ldmaCtrlDstAddrModeAbs , \
.srcAddr = (uint32_t)(src), \
.dstAddr = (uint32_t)(dest), \
.linkMode = ldmaLinkModeAbs , \
.link = 1, \
.linkAddr = 0 /* Must be set runtime ! */ \
} \
}
ldmaLinkModeAbs
Definition: em_ldma.h:201
ldmaCtrlBlockSizeUnit1
Definition: em_ldma.h:135
ldmaCtrlSrcAddrModeAbs
Definition: em_ldma.h:189
ldmaCtrlDstAddrModeAbs
Definition: em_ldma.h:195
ldmaCtrlStructTypeXfer
Definition: em_ldma.h:153
ldmaCtrlSizeWord
Definition: em_ldma.h:176
ldmaCtrlSrcIncOne
Definition: em_ldma.h:166
ldmaCtrlReqModeAll
Definition: em_ldma.h:161
ldmaCtrlDstIncOne
Definition: em_ldma.h:181

DMA descriptor initializer for linked memory to memory word transfer.

The link address must be an absolute address.

Note
The linkAddr member of the transfer descriptor is not initialized.
Parameters
[in] src Source data address.
[in] dest Destination data address.
[in] count Number of words to transfer.

Definition at line 892 of file em_ldma.h .

#define LDMA_DESCRIPTOR_LINKABS_SYNC ( set,
clr,
matchValue,
matchEnable
)
Value:
{ \
.sync = \
{ \
.structType = ldmaCtrlStructTypeSync , \
.structReq = 1, \
.xferCnt = 0, \
.byteSwap = 0, \
.blockSize = 0, \
.doneIfs = 0, \
.reqMode = 0, \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = 0, \
.size = 0, \
.dstInc = 0, \
.srcAddrMode = 0, \
.dstAddrMode = 0, \
.syncSet = (set), \
.syncClr = (clr), \
.matchVal = (matchValue), \
.matchEn = (matchEnable), \
.linkMode = ldmaLinkModeAbs , \
.link = 1, \
.linkAddr = 0 /* Must be set runtime ! */ \
} \
}
ldmaLinkModeAbs
Definition: em_ldma.h:201
ldmaCtrlStructTypeSync
Definition: em_ldma.h:154

DMA descriptor initializer for SYNC transfer.

The link address must be an absolute address.

Note
The linkAddr member of the transfer descriptor is not initialized.
Parameters
[in] set Sync pattern bits to set.
[in] clr Sync pattern bits to clear.
[in] matchValue Sync pattern to match.
[in] matchEnable Sync pattern bits to enable for match.

Definition at line 1456 of file em_ldma.h .

#define LDMA_DESCRIPTOR_LINKABS_WRITE ( value,
address
)
Value:
{ \
.wri = \
{ \
.structType = ldmaCtrlStructTypeWrite , \
.structReq = 1, \
.xferCnt = 0, \
.byteSwap = 0, \
.blockSize = 0, \
.doneIfs = 0, \
.reqMode = 0, \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = 0, \
.size = 0, \
.dstInc = 0, \
.srcAddrMode = 0, \
.dstAddrMode = 0, \
.immVal = (value), \
.dstAddr = (uint32_t)(address), \
.linkMode = ldmaLinkModeAbs , \
.link = 1, \
.linkAddr = 0 /* Must be set runtime ! */ \
} \
}
ldmaLinkModeAbs
Definition: em_ldma.h:201
ldmaCtrlStructTypeWrite
Definition: em_ldma.h:155

DMA descriptor initializer for Immediate WRITE transfer.

The link address must be an absolute address.

Note
The linkAddr member of the transfer descriptor is not initialized.
Parameters
[in] value Immediate value to write.
[in] address Write sddress.

Definition at line 1344 of file em_ldma.h .

#define LDMA_DESCRIPTOR_LINKREL_M2M_BYTE ( src,
dest,
count,
linkjmp
)
Value:
{ \
.xfer = \
{ \
.structType = ldmaCtrlStructTypeXfer , \
.structReq = 1, \
.xferCnt = (count) - 1, \
.byteSwap = 0, \
.blockSize = ldmaCtrlBlockSizeUnit1 , \
.doneIfs = 0, \
.reqMode = ldmaCtrlReqModeAll , \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = ldmaCtrlSrcIncOne , \
.size = ldmaCtrlSizeByte , \
.dstInc = ldmaCtrlDstIncOne , \
.srcAddrMode = ldmaCtrlSrcAddrModeAbs , \
.dstAddrMode = ldmaCtrlDstAddrModeAbs , \
.srcAddr = (uint32_t)(src), \
.dstAddr = (uint32_t)(dest), \
.linkMode = ldmaLinkModeRel , \
.link = 1, \
.linkAddr = (linkjmp) * 4 \
} \
}
ldmaCtrlBlockSizeUnit1
Definition: em_ldma.h:135
ldmaCtrlSizeByte
Definition: em_ldma.h:174
ldmaCtrlSrcAddrModeAbs
Definition: em_ldma.h:189
ldmaCtrlDstAddrModeAbs
Definition: em_ldma.h:195
ldmaCtrlStructTypeXfer
Definition: em_ldma.h:153
ldmaCtrlSrcIncOne
Definition: em_ldma.h:166
ldmaCtrlReqModeAll
Definition: em_ldma.h:161
ldmaLinkModeRel
Definition: em_ldma.h:202
ldmaCtrlDstIncOne
Definition: em_ldma.h:181

DMA descriptor initializer for linked memory to memory byte transfer.

The link address is a relative address.

Note
The linkAddr member of the transfer descriptor is initialized to 4, assuming that the next descriptor immediately follows this descriptor (in memory).
Parameters
[in] src Source data address.
[in] dest Destination data address.
[in] count Number of bytes to transfer.
[in] linkjmp Address of descriptor to link to expressed as a signed number of descriptors from "here". 1=one descriptor forward in memory, 0=one this descriptor, -1=one descriptor back in memory.

Definition at line 1100 of file em_ldma.h .

#define LDMA_DESCRIPTOR_LINKREL_M2M_HALF ( src,
dest,
count,
linkjmp
)
Value:
{ \
.xfer = \
{ \
.structType = ldmaCtrlStructTypeXfer , \
.structReq = 1, \
.xferCnt = (count) - 1, \
.byteSwap = 0, \
.blockSize = ldmaCtrlBlockSizeUnit1 , \
.doneIfs = 0, \
.reqMode = ldmaCtrlReqModeAll , \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = ldmaCtrlSrcIncOne , \
.size = ldmaCtrlSizeHalf , \
.dstInc = ldmaCtrlDstIncOne , \
.srcAddrMode = ldmaCtrlSrcAddrModeAbs , \
.dstAddrMode = ldmaCtrlDstAddrModeAbs , \
.srcAddr = (uint32_t)(src), \
.dstAddr = (uint32_t)(dest), \
.linkMode = ldmaLinkModeRel , \
.link = 1, \
.linkAddr = (linkjmp) * 4 \
} \
}
ldmaCtrlBlockSizeUnit1
Definition: em_ldma.h:135
ldmaCtrlSrcAddrModeAbs
Definition: em_ldma.h:189
ldmaCtrlDstAddrModeAbs
Definition: em_ldma.h:195
ldmaCtrlStructTypeXfer
Definition: em_ldma.h:153
ldmaCtrlSizeHalf
Definition: em_ldma.h:175
ldmaCtrlSrcIncOne
Definition: em_ldma.h:166
ldmaCtrlReqModeAll
Definition: em_ldma.h:161
ldmaLinkModeRel
Definition: em_ldma.h:202
ldmaCtrlDstIncOne
Definition: em_ldma.h:181

DMA descriptor initializer for linked memory to memory half-word transfer.

The link address is a relative address.

Note
The linkAddr member of the transfer descriptor is initialized to 4, assuming that the next descriptor immediately follows this descriptor (in memory).
Parameters
[in] src Source data address.
[in] dest Destination data address.
[in] count Number of half-words to transfer.
[in] linkjmp Address of descriptor to link to expressed as a signed number of descriptors from "here". 1=one descriptor forward in memory, 0=one this descriptor, -1=one descriptor back in memory.

Definition at line 1056 of file em_ldma.h .

#define LDMA_DESCRIPTOR_LINKREL_M2M_WORD ( src,
dest,
count,
linkjmp
)
Value:
{ \
.xfer = \
{ \
.structType = ldmaCtrlStructTypeXfer , \
.structReq = 1, \
.xferCnt = (count) - 1, \
.byteSwap = 0, \
.blockSize = ldmaCtrlBlockSizeUnit1 , \
.doneIfs = 0, \
.reqMode = ldmaCtrlReqModeAll , \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = ldmaCtrlSrcIncOne , \
.size = ldmaCtrlSizeWord , \
.dstInc = ldmaCtrlDstIncOne , \
.srcAddrMode = ldmaCtrlSrcAddrModeAbs , \
.dstAddrMode = ldmaCtrlDstAddrModeAbs , \
.srcAddr = (uint32_t)(src), \
.dstAddr = (uint32_t)(dest), \
.linkMode = ldmaLinkModeRel , \
.link = 1, \
.linkAddr = (linkjmp) * 4 \
} \
}
ldmaCtrlBlockSizeUnit1
Definition: em_ldma.h:135
ldmaCtrlSrcAddrModeAbs
Definition: em_ldma.h:189
ldmaCtrlDstAddrModeAbs
Definition: em_ldma.h:195
ldmaCtrlStructTypeXfer
Definition: em_ldma.h:153
ldmaCtrlSizeWord
Definition: em_ldma.h:176
ldmaCtrlSrcIncOne
Definition: em_ldma.h:166
ldmaCtrlReqModeAll
Definition: em_ldma.h:161
ldmaLinkModeRel
Definition: em_ldma.h:202
ldmaCtrlDstIncOne
Definition: em_ldma.h:181

DMA descriptor initializer for linked memory to memory word transfer.

The link address is a relative address.

Note
The linkAddr member of the transfer descriptor is initialized to 4, assuming that the next descriptor immediately follows this descriptor (in memory).
Parameters
[in] src Source data address.
[in] dest Destination data address.
[in] count Number of words to transfer.
[in] linkjmp Address of descriptor to link to expressed as a signed number of descriptors from "here". 1=one descriptor forward in memory, 0=one this descriptor, -1=one descriptor back in memory.

Definition at line 1012 of file em_ldma.h .

#define LDMA_DESCRIPTOR_LINKREL_M2P_BYTE ( src,
dest,
count,
linkjmp
)
Value:
{ \
.xfer = \
{ \
.structType = ldmaCtrlStructTypeXfer , \
.structReq = 0, \
.xferCnt = (count) - 1, \
.byteSwap = 0, \
.blockSize = ldmaCtrlBlockSizeUnit1 , \
.doneIfs = 1, \
.reqMode = ldmaCtrlReqModeBlock , \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = ldmaCtrlSrcIncOne , \
.size = ldmaCtrlSizeByte , \
.dstInc = ldmaCtrlDstIncNone , \
.srcAddrMode = ldmaCtrlSrcAddrModeAbs , \
.dstAddrMode = ldmaCtrlDstAddrModeAbs , \
.srcAddr = (uint32_t)(src), \
.dstAddr = (uint32_t)(dest), \
.linkMode = ldmaLinkModeRel , \
.link = 1, \
.linkAddr = (linkjmp) * 4 \
} \
}
ldmaCtrlBlockSizeUnit1
Definition: em_ldma.h:135
ldmaCtrlSizeByte
Definition: em_ldma.h:174
ldmaCtrlSrcAddrModeAbs
Definition: em_ldma.h:189
ldmaCtrlDstAddrModeAbs
Definition: em_ldma.h:195
ldmaCtrlReqModeBlock
Definition: em_ldma.h:160
ldmaCtrlStructTypeXfer
Definition: em_ldma.h:153
ldmaCtrlSrcIncOne
Definition: em_ldma.h:166
ldmaCtrlDstIncNone
Definition: em_ldma.h:184
ldmaLinkModeRel
Definition: em_ldma.h:202

DMA descriptor initializer for byte transfers from memory to a peripheral.

Parameters
[in] src Source data address.
[in] dest Peripheral data register destination address.
[in] count Number of bytes to transfer.
[in] linkjmp Address of descriptor to link to expressed as a signed number of descriptors from "here". 1=one descriptor forward in memory, 0=one this descriptor, -1=one descriptor back in memory.

Definition at line 1275 of file em_ldma.h .

#define LDMA_DESCRIPTOR_LINKREL_P2M_BYTE ( src,
dest,
count,
linkjmp
)
Value:
{ \
.xfer = \
{ \
.structType = ldmaCtrlStructTypeXfer , \
.structReq = 0, \
.xferCnt = (count) - 1, \
.byteSwap = 0, \
.blockSize = ldmaCtrlBlockSizeUnit1 , \
.doneIfs = 1, \
.reqMode = ldmaCtrlReqModeBlock , \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = ldmaCtrlSrcIncNone , \
.size = ldmaCtrlSizeByte , \
.dstInc = ldmaCtrlDstIncOne , \
.srcAddrMode = ldmaCtrlSrcAddrModeAbs , \
.dstAddrMode = ldmaCtrlDstAddrModeAbs , \
.srcAddr = (uint32_t)(src), \
.dstAddr = (uint32_t)(dest), \
.linkMode = ldmaLinkModeRel , \
.link = 1, \
.linkAddr = (linkjmp) * 4 \
} \
}
ldmaCtrlBlockSizeUnit1
Definition: em_ldma.h:135
ldmaCtrlSizeByte
Definition: em_ldma.h:174
ldmaCtrlSrcAddrModeAbs
Definition: em_ldma.h:189
ldmaCtrlDstAddrModeAbs
Definition: em_ldma.h:195
ldmaCtrlReqModeBlock
Definition: em_ldma.h:160
ldmaCtrlStructTypeXfer
Definition: em_ldma.h:153
ldmaCtrlSrcIncNone
Definition: em_ldma.h:169
ldmaLinkModeRel
Definition: em_ldma.h:202
ldmaCtrlDstIncOne
Definition: em_ldma.h:181

DMA descriptor initializer for byte transfers from a peripheral to memory.

Parameters
[in] src Peripheral data source register address.
[in] dest Destination data address.
[in] count Number of bytes to transfer.
[in] linkjmp Address of descriptor to link to expressed as a signed number of descriptors from "here". 1=one descriptor forward in memory, 0=one this descriptor, -1=one descriptor back in memory.

Definition at line 1237 of file em_ldma.h .

#define LDMA_DESCRIPTOR_LINKREL_SYNC ( set,
clr,
matchValue,
matchEnable,
linkjmp
)
Value:
{ \
.sync = \
{ \
.structType = ldmaCtrlStructTypeSync , \
.structReq = 1, \
.xferCnt = 0, \
.byteSwap = 0, \
.blockSize = 0, \
.doneIfs = 0, \
.reqMode = 0, \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = 0, \
.size = 0, \
.dstInc = 0, \
.srcAddrMode = 0, \
.dstAddrMode = 0, \
.syncSet = (set), \
.syncClr = (clr), \
.matchVal = (matchValue), \
.matchEn = (matchEnable), \
.linkMode = ldmaLinkModeRel , \
.link = 1, \
.linkAddr = (linkjmp) * 4 \
} \
}
ldmaCtrlStructTypeSync
Definition: em_ldma.h:154
ldmaLinkModeRel
Definition: em_ldma.h:202

DMA descriptor initializer for SYNC transfer.

Parameters
[in] set Sync pattern bits to set.
[in] clr Sync pattern bits to clear.
[in] matchValue Sync pattern to match.
[in] matchEnable Sync pattern bits to enable for match.
[in] linkjmp Address of descriptor to link to expressed as a signed number of descriptors from "here". 1=one descriptor forward in memory, 0=one this descriptor, -1=one descriptor back in memory.

Definition at line 1497 of file em_ldma.h .

#define LDMA_DESCRIPTOR_LINKREL_WRITE ( value,
address,
linkjmp
)
Value:
{ \
.wri = \
{ \
.structType = ldmaCtrlStructTypeWrite , \
.structReq = 1, \
.xferCnt = 0, \
.byteSwap = 0, \
.blockSize = 0, \
.doneIfs = 0, \
.reqMode = 0, \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = 0, \
.size = 0, \
.dstInc = 0, \
.srcAddrMode = 0, \
.dstAddrMode = 0, \
.immVal = (value), \
.dstAddr = (uint32_t)(address), \
.linkMode = ldmaLinkModeRel , \
.link = 1, \
.linkAddr = (linkjmp) * 4 \
} \
}
ldmaCtrlStructTypeWrite
Definition: em_ldma.h:155
ldmaLinkModeRel
Definition: em_ldma.h:202

DMA descriptor initializer for Immediate WRITE transfer.

Parameters
[in] value Immediate value to write.
[in] address Write sddress.
[in] linkjmp Address of descriptor to link to expressed as a signed number of descriptors from "here". 1=one descriptor forward in memory, 0=one this descriptor, -1=one descriptor back in memory.

Definition at line 1381 of file em_ldma.h .

#define LDMA_DESCRIPTOR_SINGLE_M2M_BYTE ( src,
dest,
count
)
Value:
{ \
.xfer = \
{ \
.structType = ldmaCtrlStructTypeXfer , \
.structReq = 1, \
.xferCnt = (count) - 1, \
.byteSwap = 0, \
.blockSize = ldmaCtrlBlockSizeUnit1 , \
.doneIfs = 1, \
.reqMode = ldmaCtrlReqModeAll , \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = ldmaCtrlSrcIncOne , \
.size = ldmaCtrlSizeByte , \
.dstInc = ldmaCtrlDstIncOne , \
.srcAddrMode = ldmaCtrlSrcAddrModeAbs , \
.dstAddrMode = ldmaCtrlDstAddrModeAbs , \
.srcAddr = (uint32_t)(src), \
.dstAddr = (uint32_t)(dest), \
.linkMode = 0, \
.link = 0, \
.linkAddr = 0 \
} \
}
ldmaCtrlBlockSizeUnit1
Definition: em_ldma.h:135
ldmaCtrlSizeByte
Definition: em_ldma.h:174
ldmaCtrlSrcAddrModeAbs
Definition: em_ldma.h:189
ldmaCtrlDstAddrModeAbs
Definition: em_ldma.h:195
ldmaCtrlStructTypeXfer
Definition: em_ldma.h:153
ldmaCtrlSrcIncOne
Definition: em_ldma.h:166
ldmaCtrlReqModeAll
Definition: em_ldma.h:161
ldmaCtrlDstIncOne
Definition: em_ldma.h:181

DMA descriptor initializer for single memory to memory byte transfer.

Parameters
[in] src Source data address.
[in] dest Destination data address.
[in] count Number of bytes to transfer.

Definition at line 854 of file em_ldma.h .

#define LDMA_DESCRIPTOR_SINGLE_M2M_HALF ( src,
dest,
count
)
Value:
{ \
.xfer = \
{ \
.structType = ldmaCtrlStructTypeXfer , \
.structReq = 1, \
.xferCnt = (count) - 1, \
.byteSwap = 0, \
.blockSize = ldmaCtrlBlockSizeUnit1 , \
.doneIfs = 1, \
.reqMode = ldmaCtrlReqModeAll , \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = ldmaCtrlSrcIncOne , \
.size = ldmaCtrlSizeHalf , \
.dstInc = ldmaCtrlDstIncOne , \
.srcAddrMode = ldmaCtrlSrcAddrModeAbs , \
.dstAddrMode = ldmaCtrlDstAddrModeAbs , \
.srcAddr = (uint32_t)(src), \
.dstAddr = (uint32_t)(dest), \
.linkMode = 0, \
.link = 0, \
.linkAddr = 0 \
} \
}
ldmaCtrlBlockSizeUnit1
Definition: em_ldma.h:135
ldmaCtrlSrcAddrModeAbs
Definition: em_ldma.h:189
ldmaCtrlDstAddrModeAbs
Definition: em_ldma.h:195
ldmaCtrlStructTypeXfer
Definition: em_ldma.h:153
ldmaCtrlSizeHalf
Definition: em_ldma.h:175
ldmaCtrlSrcIncOne
Definition: em_ldma.h:166
ldmaCtrlReqModeAll
Definition: em_ldma.h:161
ldmaCtrlDstIncOne
Definition: em_ldma.h:181

DMA descriptor initializer for single memory to memory half-word transfer.

Parameters
[in] src Source data address.
[in] dest Destination data address.
[in] count Number of half-words to transfer.

Definition at line 821 of file em_ldma.h .

#define LDMA_DESCRIPTOR_SINGLE_M2M_WORD ( src,
dest,
count
)
Value:
{ \
.xfer = \
{ \
.structType = ldmaCtrlStructTypeXfer , \
.structReq = 1, \
.xferCnt = (count) - 1, \
.byteSwap = 0, \
.blockSize = ldmaCtrlBlockSizeUnit1 , \
.doneIfs = 1, \
.reqMode = ldmaCtrlReqModeAll , \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = ldmaCtrlSrcIncOne , \
.size = ldmaCtrlSizeWord , \
.dstInc = ldmaCtrlDstIncOne , \
.srcAddrMode = ldmaCtrlSrcAddrModeAbs , \
.dstAddrMode = ldmaCtrlDstAddrModeAbs , \
.srcAddr = (uint32_t)(src), \
.dstAddr = (uint32_t)(dest), \
.linkMode = 0, \
.link = 0, \
.linkAddr = 0 \
} \
}
ldmaCtrlBlockSizeUnit1
Definition: em_ldma.h:135
ldmaCtrlSrcAddrModeAbs
Definition: em_ldma.h:189
ldmaCtrlDstAddrModeAbs
Definition: em_ldma.h:195
ldmaCtrlStructTypeXfer
Definition: em_ldma.h:153
ldmaCtrlSizeWord
Definition: em_ldma.h:176
ldmaCtrlSrcIncOne
Definition: em_ldma.h:166
ldmaCtrlReqModeAll
Definition: em_ldma.h:161
ldmaCtrlDstIncOne
Definition: em_ldma.h:181

DMA descriptor initializer for single memory to memory word transfer.

Parameters
[in] src Source data address.
[in] dest Destination data address.
[in] count Number of words to transfer.

Definition at line 788 of file em_ldma.h .

#define LDMA_DESCRIPTOR_SINGLE_M2P_BYTE ( src,
dest,
count
)
Value:
{ \
.xfer = \
{ \
.structType = ldmaCtrlStructTypeXfer , \
.structReq = 0, \
.xferCnt = (count) - 1, \
.byteSwap = 0, \
.blockSize = ldmaCtrlBlockSizeUnit1 , \
.doneIfs = 1, \
.reqMode = ldmaCtrlReqModeBlock , \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = ldmaCtrlSrcIncOne , \
.size = ldmaCtrlSizeByte , \
.dstInc = ldmaCtrlDstIncNone , \
.srcAddrMode = ldmaCtrlSrcAddrModeAbs , \
.dstAddrMode = ldmaCtrlDstAddrModeAbs , \
.srcAddr = (uint32_t)(src), \
.dstAddr = (uint32_t)(dest), \
.linkMode = 0, \
.link = 0, \
.linkAddr = 0 \
} \
}
ldmaCtrlBlockSizeUnit1
Definition: em_ldma.h:135
ldmaCtrlSizeByte
Definition: em_ldma.h:174
ldmaCtrlSrcAddrModeAbs
Definition: em_ldma.h:189
ldmaCtrlDstAddrModeAbs
Definition: em_ldma.h:195
ldmaCtrlReqModeBlock
Definition: em_ldma.h:160
ldmaCtrlStructTypeXfer
Definition: em_ldma.h:153
ldmaCtrlSrcIncOne
Definition: em_ldma.h:166
ldmaCtrlDstIncNone
Definition: em_ldma.h:184

DMA descriptor initializer for byte transfers from memory to a peripheral.

Parameters
[in] src Source data address.
[in] dest Peripheral data register destination address.
[in] count Number of bytes to transfer.

Definition at line 1199 of file em_ldma.h .

#define LDMA_DESCRIPTOR_SINGLE_P2M_BYTE ( src,
dest,
count
)
Value:
{ \
.xfer = \
{ \
.structType = ldmaCtrlStructTypeXfer , \
.structReq = 0, \
.xferCnt = (count) - 1, \
.byteSwap = 0, \
.blockSize = ldmaCtrlBlockSizeUnit1 , \
.doneIfs = 1, \
.reqMode = ldmaCtrlReqModeBlock , \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = ldmaCtrlSrcIncNone , \
.size = ldmaCtrlSizeByte , \
.dstInc = ldmaCtrlDstIncOne , \
.srcAddrMode = ldmaCtrlSrcAddrModeAbs , \
.dstAddrMode = ldmaCtrlDstAddrModeAbs , \
.srcAddr = (uint32_t)(src), \
.dstAddr = (uint32_t)(dest), \
.linkMode = 0, \
.link = 0, \
.linkAddr = 0 \
} \
}
ldmaCtrlBlockSizeUnit1
Definition: em_ldma.h:135
ldmaCtrlSizeByte
Definition: em_ldma.h:174
ldmaCtrlSrcAddrModeAbs
Definition: em_ldma.h:189
ldmaCtrlDstAddrModeAbs
Definition: em_ldma.h:195
ldmaCtrlReqModeBlock
Definition: em_ldma.h:160
ldmaCtrlStructTypeXfer
Definition: em_ldma.h:153
ldmaCtrlSrcIncNone
Definition: em_ldma.h:169
ldmaCtrlDstIncOne
Definition: em_ldma.h:181

DMA descriptor initializer for byte transfers from a peripheral to memory.

Parameters
[in] src Peripheral data source register address.
[in] dest Destination data address.
[in] count Number of bytes to transfer.

Definition at line 1133 of file em_ldma.h .

#define LDMA_DESCRIPTOR_SINGLE_P2P_BYTE ( src,
dest,
count
)
Value:
{ \
.xfer = \
{ \
.structType = ldmaCtrlStructTypeXfer , \
.structReq = 0, \
.xferCnt = (count) - 1, \
.byteSwap = 0, \
.blockSize = ldmaCtrlBlockSizeUnit1 , \
.doneIfs = 1, \
.reqMode = ldmaCtrlReqModeBlock , \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = ldmaCtrlSrcIncNone , \
.size = ldmaCtrlSizeByte , \
.dstInc = ldmaCtrlDstIncNone , \
.srcAddrMode = ldmaCtrlSrcAddrModeAbs , \
.dstAddrMode = ldmaCtrlDstAddrModeAbs , \
.srcAddr = (uint32_t)(src), \
.dstAddr = (uint32_t)(dest), \
.linkMode = 0, \
.link = 0, \
.linkAddr = 0 \
} \
}
ldmaCtrlBlockSizeUnit1
Definition: em_ldma.h:135
ldmaCtrlSizeByte
Definition: em_ldma.h:174
ldmaCtrlSrcAddrModeAbs
Definition: em_ldma.h:189
ldmaCtrlDstAddrModeAbs
Definition: em_ldma.h:195
ldmaCtrlReqModeBlock
Definition: em_ldma.h:160
ldmaCtrlStructTypeXfer
Definition: em_ldma.h:153
ldmaCtrlSrcIncNone
Definition: em_ldma.h:169
ldmaCtrlDstIncNone
Definition: em_ldma.h:184

DMA descriptor initializer for byte transfers from a peripheral to a peripheral.

Parameters
[in] src Peripheral data source register address.
[in] dest Peripheral data destination register address.
[in] count Number of bytes to transfer.

Definition at line 1166 of file em_ldma.h .

#define LDMA_DESCRIPTOR_SINGLE_SYNC ( set,
clr,
matchValue,
matchEnable
)
Value:
{ \
.sync = \
{ \
.structType = ldmaCtrlStructTypeSync , \
.structReq = 1, \
.xferCnt = 0, \
.byteSwap = 0, \
.blockSize = 0, \
.doneIfs = 1, \
.reqMode = 0, \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = 0, \
.size = 0, \
.dstInc = 0, \
.srcAddrMode = 0, \
.dstAddrMode = 0, \
.syncSet = (set), \
.syncClr = (clr), \
.matchVal = (matchValue), \
.matchEn = (matchEnable), \
.linkMode = 0, \
.link = 0, \
.linkAddr = 0 \
} \
}
ldmaCtrlStructTypeSync
Definition: em_ldma.h:154

DMA descriptor initializer for SYNC transfer.

Parameters
[in] set Sync pattern bits to set.
[in] clr Sync pattern bits to clear.
[in] matchValue Sync pattern to match.
[in] matchEnable Sync pattern bits to enable for match.

Definition at line 1415 of file em_ldma.h .

#define LDMA_DESCRIPTOR_SINGLE_WRITE ( value,
address
)
Value:
{ \
.wri = \
{ \
.structType = ldmaCtrlStructTypeWrite , \
.structReq = 1, \
.xferCnt = 0, \
.byteSwap = 0, \
.blockSize = 0, \
.doneIfs = 1, \
.reqMode = 0, \
.decLoopCnt = 0, \
.ignoreSrec = 0, \
.srcInc = 0, \
.size = 0, \
.dstInc = 0, \
.srcAddrMode = 0, \
.dstAddrMode = 0, \
.immVal = (value), \
.dstAddr = (uint32_t)(address), \
.linkMode = 0, \
.link = 0, \
.linkAddr = 0 \
} \
}
ldmaCtrlStructTypeWrite
Definition: em_ldma.h:155

DMA descriptor initializer for Immediate WRITE transfer.

Parameters
[in] value Immediate value to write.
[in] address Write sddress.

Definition at line 1307 of file em_ldma.h .

#define LDMA_INIT_DEFAULT
Value:
{ \
.ldmaInitCtrlNumFixed = _LDMA_CTRL_NUMFIXED_DEFAULT , /* Fixed priority arbitration.*/ \
.ldmaInitCtrlSyncPrsClrEn = 0, /* No PRS Synctrig clear enable*/ \
.ldmaInitCtrlSyncPrsSetEn = 0, /* No PRS Synctrig set enable. */ \
.ldmaInitIrqPriority = 3 /* IRQ priority level 3. */ \
}
_LDMA_CTRL_NUMFIXED_DEFAULT
#define _LDMA_CTRL_NUMFIXED_DEFAULT
Definition: efm32gg11b_ldma.h:93

Default DMA initialization structure.

Definition at line 728 of file em_ldma.h .

Referenced by DMADRV_Init() .

#define LDMA_TRANSFER_CFG_MEMORY ( )
Value:
{ \
0, 0, 0, 0, 0, \
false, false , ldmaCfgArbSlotsAs1 , \
ldmaCfgSrcIncSignPos, ldmaCfgDstIncSignPos , 0 \
}
ldmaCfgArbSlotsAs1
Definition: em_ldma.h:207
ldmaCfgDstIncSignPos
Definition: em_ldma.h:221

Generic DMA transfer configuration for memory to memory transfers.

Definition at line 740 of file em_ldma.h .

#define LDMA_TRANSFER_CFG_MEMORY_LOOP ( loopCnt )
Value:
{ \
0, 0, 0, 0, 0, \
false, false , ldmaCfgArbSlotsAs1 , \
ldmaCfgSrcIncSignPos, ldmaCfgDstIncSignPos , \
loopCnt \
}
ldmaCfgArbSlotsAs1
Definition: em_ldma.h:207
ldmaCfgDstIncSignPos
Definition: em_ldma.h:221

Generic DMA transfer configuration for looped memory to memory transfers.

Definition at line 751 of file em_ldma.h .

#define LDMA_TRANSFER_CFG_PERIPHERAL ( signal )
Value:
{ \
signal, 0, 0, 0, 0, \
false, false , ldmaCfgArbSlotsAs1 , \
ldmaCfgSrcIncSignPos, ldmaCfgDstIncSignPos , 0 \
}
ldmaCfgArbSlotsAs1
Definition: em_ldma.h:207
ldmaCfgDstIncSignPos
Definition: em_ldma.h:221

Generic DMA transfer configuration for memory to/from peripheral transfers.

Definition at line 763 of file em_ldma.h .

#define LDMA_TRANSFER_CFG_PERIPHERAL_LOOP ( signal,
loopCnt
)
Value:
{ \
signal, 0, 0, 0, 0, \
false, false , ldmaCfgArbSlotsAs1 , \
ldmaCfgSrcIncSignPos, ldmaCfgDstIncSignPos , loopCnt \
}
ldmaCfgArbSlotsAs1
Definition: em_ldma.h:207
ldmaCfgDstIncSignPos
Definition: em_ldma.h:221

Generic DMA transfer configuration for looped memory to/from peripheral transfers.

Definition at line 774 of file em_ldma.h .

Enumeration Type Documentation

enum LDMA_CfgArbSlots_t

Insert extra arbitration slots to increase channel arbitration priority.

Enumerator
ldmaCfgArbSlotsAs1

One arbitration slot selected.

ldmaCfgArbSlotsAs2

Two arbitration slots selected.

ldmaCfgArbSlotsAs4

Four arbitration slots selected.

ldmaCfgArbSlotsAs8

Eight arbitration slots selected.

Definition at line 206 of file em_ldma.h .

enum LDMA_CfgDstIncSign_t

Destination address increment sign.

Enumerator
ldmaCfgDstIncSignPos

Increment destination address.

ldmaCfgDstIncSignNeg

Decrement destination address.

Definition at line 220 of file em_ldma.h .

enum LDMA_CfgSrcIncSign_t

Source address increment sign.

Enumerator
ldmaCfgSrcIncSignPos

Increment source address.

ldmaCfgSrcIncSignNeg

Decrement source address.

Definition at line 214 of file em_ldma.h .

enum LDMA_CtrlBlockSize_t

This value controls the number of unit data transfers per arbitration cycle, providing a means to balance DMA channels' load on the controller.

Enumerator
ldmaCtrlBlockSizeUnit1

One transfer per arbitration.

ldmaCtrlBlockSizeUnit2

Two transfers per arbitration.

ldmaCtrlBlockSizeUnit3

Three transfers per arbitration.

ldmaCtrlBlockSizeUnit4

Four transfers per arbitration.

ldmaCtrlBlockSizeUnit6

Six transfers per arbitration.

ldmaCtrlBlockSizeUnit8

Eight transfers per arbitration.

ldmaCtrlBlockSizeUnit16

16 transfers per arbitration.

ldmaCtrlBlockSizeUnit32

32 transfers per arbitration.

ldmaCtrlBlockSizeUnit64

64 transfers per arbitration.

ldmaCtrlBlockSizeUnit128

128 transfers per arbitration.

ldmaCtrlBlockSizeUnit256

256 transfers per arbitration.

ldmaCtrlBlockSizeUnit512

512 transfers per arbitration.

ldmaCtrlBlockSizeUnit1024

1024 transfers per arbitration.

ldmaCtrlBlockSizeAll

Lock arbitration during transfer.

Definition at line 134 of file em_ldma.h .

enum LDMA_CtrlDstAddrMode_t

Destination addressing mode.

Enumerator
ldmaCtrlDstAddrModeAbs

Address fetched from a linked structure is absolute.

ldmaCtrlDstAddrModeRel

Address fetched from a linked structure is relative.

Definition at line 194 of file em_ldma.h .

enum LDMA_CtrlDstInc_t

Destination address increment unit size.

Enumerator
ldmaCtrlDstIncOne

Increment destination address by one unit data size.

ldmaCtrlDstIncTwo

Increment destination address by two unit data sizes.

ldmaCtrlDstIncFour

Increment destination address by four unit data sizes.

ldmaCtrlDstIncNone

Do not increment the destination address.

Definition at line 180 of file em_ldma.h .

enum LDMA_CtrlReqMode_t

DMA transfer block or cycle selector.

Enumerator
ldmaCtrlReqModeBlock

Each DMA request trigger transfer of one block.

ldmaCtrlReqModeAll

A DMA request trigger transfer of a complete cycle.

Definition at line 159 of file em_ldma.h .

enum LDMA_CtrlSize_t

DMA transfer unit size.

Enumerator
ldmaCtrlSizeByte

Each unit transfer is a byte.

ldmaCtrlSizeHalf

Each unit transfer is a half-word.

ldmaCtrlSizeWord

Each unit transfer is a word.

Definition at line 173 of file em_ldma.h .

enum LDMA_CtrlSrcAddrMode_t

Source addressing mode.

Enumerator
ldmaCtrlSrcAddrModeAbs

Address fetched from a linked structure is absolute.

ldmaCtrlSrcAddrModeRel

Address fetched from a linked structure is relative.

Definition at line 188 of file em_ldma.h .

enum LDMA_CtrlSrcInc_t

Source address increment unit size.

Enumerator
ldmaCtrlSrcIncOne

Increment source address by one unit data size.

ldmaCtrlSrcIncTwo

Increment source address by two unit data sizes.

ldmaCtrlSrcIncFour

Increment source address by four unit data sizes.

ldmaCtrlSrcIncNone

Do not increment the source address.

Definition at line 165 of file em_ldma.h .

enum LDMA_CtrlStructType_t

DMA structure type.

Enumerator
ldmaCtrlStructTypeXfer

TRANSFER transfer type.

ldmaCtrlStructTypeSync

SYNCHRONIZE transfer type.

ldmaCtrlStructTypeWrite

WRITE transfer type.

Definition at line 152 of file em_ldma.h .

enum LDMA_LinkMode_t

DMA linkload address mode.

Enumerator
ldmaLinkModeAbs

Link address is an absolute address value.

ldmaLinkModeRel

Link address is a two's complement releative address.

Definition at line 200 of file em_ldma.h .

enum LDMA_PeripheralSignal_t

Peripherals that can trigger LDMA transfers.

Enumerator
ldmaPeripheralSignal_NONE

No peripheral selected for DMA triggering.

ldmaPeripheralSignal_ADC0_SCAN

Trig on ADC0_SCAN.

ldmaPeripheralSignal_ADC0_SINGLE

Trig on ADC0_SINGLE.

ldmaPeripheralSignal_ADC1_SCAN

Trig on ADC1_SCAN.

ldmaPeripheralSignal_ADC1_SINGLE

Trig on ADC1_SINGLE.

ldmaPeripheralSignal_CRYPTO0_DATA0RD

Trig on CRYPTO0_DATA0RD.

ldmaPeripheralSignal_CRYPTO0_DATA0WR

Trig on CRYPTO0_DATA0WR.

ldmaPeripheralSignal_CRYPTO0_DATA0XWR

Trig on CRYPTO0_DATA0XWR.

ldmaPeripheralSignal_CRYPTO0_DATA1RD

Trig on CRYPTO0_DATA1RD.

ldmaPeripheralSignal_CRYPTO0_DATA1WR

Trig on CRYPTO0_DATA1WR.

ldmaPeripheralSignal_CSEN_BSLN

Trig on CSEN_BSLN.

ldmaPeripheralSignal_CSEN_DATA

Trig on CSEN_DATA.

ldmaPeripheralSignal_EBI_PXL0EMPTY

Trig on EBI_PXL0EMPTY.

ldmaPeripheralSignal_EBI_PXL1EMPTY

Trig on EBI_PXL1EMPTY.

ldmaPeripheralSignal_EBI_PXLFULL

Trig on EBI_PXLFULL.

ldmaPeripheralSignal_EBI_DDEMPTY

Trig on EBI_DDEMPTY.

ldmaPeripheralSignal_EBI_VSYNC

Trig on EBI_VSYNC.

ldmaPeripheralSignal_EBI_HSYNC

Trig on EBI_HSYNC.

ldmaPeripheralSignal_I2C0_RXDATAV

Trig on I2C0_RXDATAV.

ldmaPeripheralSignal_I2C0_TXBL

Trig on I2C0_TXBL.

ldmaPeripheralSignal_I2C1_RXDATAV

Trig on I2C1_RXDATAV.

ldmaPeripheralSignal_I2C1_TXBL

Trig on I2C1_TXBL.

ldmaPeripheralSignal_I2C2_RXDATAV

Trig on I2C2_RXDATAV.

ldmaPeripheralSignal_I2C2_TXBL

Trig on I2C2_TXBL.

ldmaPeripheralSignal_LESENSE_BUFDATAV

Trig on LESENSE_BUFDATAV.

ldmaPeripheralSignal_LEUART0_RXDATAV

Trig on LEUART0_RXDATAV.

ldmaPeripheralSignal_LEUART0_TXBL

Trig on LEUART0_TXBL.

ldmaPeripheralSignal_LEUART0_TXEMPTY

Trig on LEUART0_TXEMPTY.

ldmaPeripheralSignal_LEUART1_RXDATAV

Trig on LEUART1_RXDATAV.

ldmaPeripheralSignal_LEUART1_TXBL

Trig on LEUART1_TXBL.

ldmaPeripheralSignal_LEUART1_TXEMPTY

Trig on LEUART1_TXEMPTY.

ldmaPeripheralSignal_MSC_WDATA

Trig on MSC_WDATA.

ldmaPeripheralSignal_PRS_REQ0

Trig on PRS_REQ0.

ldmaPeripheralSignal_PRS_REQ1

Trig on PRS_REQ1.

ldmaPeripheralSignal_TIMER0_CC0

Trig on TIMER0_CC0.

ldmaPeripheralSignal_TIMER0_CC1

Trig on TIMER0_CC1.

ldmaPeripheralSignal_TIMER0_CC2

Trig on TIMER0_CC2.

ldmaPeripheralSignal_TIMER0_UFOF

Trig on TIMER0_UFOF.

ldmaPeripheralSignal_TIMER1_CC0

Trig on TIMER1_CC0.

ldmaPeripheralSignal_TIMER1_CC1

Trig on TIMER1_CC1.

ldmaPeripheralSignal_TIMER1_CC2

Trig on TIMER1_CC2.

ldmaPeripheralSignal_TIMER1_CC3

Trig on TIMER1_CC3.

ldmaPeripheralSignal_TIMER1_UFOF

Trig on TIMER1_UFOF.

ldmaPeripheralSignal_TIMER2_CC0

Trig on TIMER2_CC0.

ldmaPeripheralSignal_TIMER2_CC1

Trig on TIMER2_CC1.

ldmaPeripheralSignal_TIMER2_CC2

Trig on TIMER2_CC2.

ldmaPeripheralSignal_TIMER2_UFOF

Trig on TIMER2_UFOF.

ldmaPeripheralSignal_TIMER3_CC0

Trig on TIMER3_CC0.

ldmaPeripheralSignal_TIMER3_CC1

Trig on TIMER3_CC1.

ldmaPeripheralSignal_TIMER3_CC2

Trig on TIMER3_CC2.

ldmaPeripheralSignal_TIMER3_UFOF

Trig on TIMER3_UFOF.

ldmaPeripheralSignal_TIMER4_CC0

Trig on TIMER4_CC0.

ldmaPeripheralSignal_TIMER4_CC1

Trig on TIMER4_CC1.

ldmaPeripheralSignal_TIMER4_CC2

Trig on TIMER4_CC2.

ldmaPeripheralSignal_TIMER4_UFOF

Trig on TIMER4_UFOF.

ldmaPeripheralSignal_TIMER5_CC0

Trig on TIMER5_CC0.

ldmaPeripheralSignal_TIMER5_CC1

Trig on TIMER5_CC1.

ldmaPeripheralSignal_TIMER5_CC2

Trig on TIMER5_CC2.

ldmaPeripheralSignal_TIMER5_UFOF

Trig on TIMER5_UFOF.

ldmaPeripheralSignal_TIMER6_CC0

Trig on TIMER6_CC0.

ldmaPeripheralSignal_TIMER6_CC1

Trig on TIMER6_CC1.

ldmaPeripheralSignal_TIMER6_CC2

Trig on TIMER6_CC2.

ldmaPeripheralSignal_TIMER6_UFOF

Trig on TIMER6_UFOF.

ldmaPeripheralSignal_UART0_RXDATAV

Trig on UART0_RXDATAV.

ldmaPeripheralSignal_UART0_TXBL

Trig on UART0_TXBL.

ldmaPeripheralSignal_UART0_TXEMPTY

Trig on UART0_TXEMPTY.

ldmaPeripheralSignal_UART1_RXDATAV

Trig on UART1_RXDATAV.

ldmaPeripheralSignal_UART1_TXBL

Trig on UART1_TXBL.

ldmaPeripheralSignal_UART1_TXEMPTY

Trig on UART1_TXEMPTY.

ldmaPeripheralSignal_USART0_RXDATAV

Trig on USART0_RXDATAV.

ldmaPeripheralSignal_USART0_TXBL

Trig on USART0_TXBL.

ldmaPeripheralSignal_USART0_TXEMPTY

Trig on USART0_TXEMPTY.

ldmaPeripheralSignal_USART1_RXDATAV

Trig on USART1_RXDATAV.

ldmaPeripheralSignal_USART1_RXDATAVRIGHT

Trig on USART1_RXDATAVRIGHT.

ldmaPeripheralSignal_USART1_TXBL

Trig on USART1_TXBL.

ldmaPeripheralSignal_USART1_TXBLRIGHT

Trig on USART1_TXBLRIGHT.

ldmaPeripheralSignal_USART1_TXEMPTY

Trig on USART1_TXEMPTY.

ldmaPeripheralSignal_USART2_RXDATAV

Trig on USART2_RXDATAV.

ldmaPeripheralSignal_USART2_TXBL

Trig on USART2_TXBL.

ldmaPeripheralSignal_USART2_TXEMPTY

Trig on USART2_TXEMPTY.

ldmaPeripheralSignal_USART3_RXDATAV

Trig on USART3_RXDATAV.

ldmaPeripheralSignal_USART3_RXDATAVRIGHT

Trig on USART3_RXDATAVRIGHT.

ldmaPeripheralSignal_USART3_TXBL

Trig on USART3_TXBL.

ldmaPeripheralSignal_USART3_TXBLRIGHT

Trig on USART3_TXBLRIGHT.

ldmaPeripheralSignal_USART3_TXEMPTY

Trig on USART3_TXEMPTY.

ldmaPeripheralSignal_USART4_RXDATAV

Trig on USART4_RXDATAV.

ldmaPeripheralSignal_USART4_RXDATAVRIGHT

Trig on USART4_RXDATAVRIGHT.

ldmaPeripheralSignal_USART4_TXBL

Trig on USART4_TXBL.

ldmaPeripheralSignal_USART4_TXBLRIGHT

Trig on USART4_TXBLRIGHT.

ldmaPeripheralSignal_USART4_TXEMPTY

Trig on USART4_TXEMPTY.

ldmaPeripheralSignal_USART5_RXDATAV

Trig on USART5_RXDATAV.

ldmaPeripheralSignal_USART5_TXBL

Trig on USART5_TXBL.

ldmaPeripheralSignal_USART5_TXEMPTY

Trig on USART5_TXEMPTY.

ldmaPeripheralSignal_VDAC0_CH0

Trig on VDAC0_CH0.

ldmaPeripheralSignal_VDAC0_CH1

Trig on VDAC0_CH1.

ldmaPeripheralSignal_WTIMER0_CC0

Trig on WTIMER0_CC0.

ldmaPeripheralSignal_WTIMER0_CC1

Trig on WTIMER0_CC1.

ldmaPeripheralSignal_WTIMER0_CC2

Trig on WTIMER0_CC2.

ldmaPeripheralSignal_WTIMER0_UFOF

Trig on WTIMER0_UFOF.

ldmaPeripheralSignal_WTIMER1_CC0

Trig on WTIMER1_CC0.

ldmaPeripheralSignal_WTIMER1_CC1

Trig on WTIMER1_CC1.

ldmaPeripheralSignal_WTIMER1_CC2

Trig on WTIMER1_CC2.

ldmaPeripheralSignal_WTIMER1_CC3

Trig on WTIMER1_CC3.

ldmaPeripheralSignal_WTIMER1_UFOF

Trig on WTIMER1_UFOF.

ldmaPeripheralSignal_WTIMER2_CC0

Trig on WTIMER2_CC0.

ldmaPeripheralSignal_WTIMER2_CC1

Trig on WTIMER2_CC1.

ldmaPeripheralSignal_WTIMER2_CC2

Trig on WTIMER2_CC2.

ldmaPeripheralSignal_WTIMER2_UFOF

Trig on WTIMER2_UFOF.

ldmaPeripheralSignal_WTIMER3_CC0

Trig on WTIMER3_CC0.

ldmaPeripheralSignal_WTIMER3_CC1

Trig on WTIMER3_CC1.

ldmaPeripheralSignal_WTIMER3_CC2

Trig on WTIMER3_CC2.

ldmaPeripheralSignal_WTIMER3_UFOF

Trig on WTIMER3_UFOF.

Definition at line 226 of file em_ldma.h .

Function Documentation

void LDMA_DeInit ( void )

De-initialize the LDMA controller.

LDMA interrupts are disabled and the LDMA clock is stopped.

Definition at line 87 of file em_ldma.c .

References CMU_ClockEnable() , cmuClock_LDMA , LDMA , and LDMA_IRQn .

Referenced by DMADRV_DeInit() .

void LDMA_EnableChannelRequest ( int ch,
bool enable
)

Enable or disable a LDMA channel request.

Use this function to enable or disable a LDMA channel request. This will prevent the LDMA from proceeding after its current transaction if disabled.

Parameters
[in] channel LDMA channel to enable or disable requests on.
[in] enable If 'true' request will be enabled. If 'false' request will be disabled.

Definition at line 109 of file em_ldma.c .

References BUS_RegBitWrite() , and LDMA .

Referenced by DMADRV_PauseTransfer() , and DMADRV_ResumeTransfer() .

void LDMA_Init ( const LDMA_Init_t * init )

Initialize the LDMA controller.

This function will disable all the LDMA channels and enable the LDMA bus clock in the CMU. This function will also enable the LDMA IRQ in the NVIC and set the LDMA IRQ priority to a user configurable priority. The LDMA interrupt priority is configured using the LDMA_Init_t structure.

Note
Since this function enables the LDMA IRQ you should always add a custom LDMA_IRQHandler to the application in order to handle any interrupts from LDMA.
Parameters
[in] init Pointer to initialization structure used to configure the LDMA.

Definition at line 134 of file em_ldma.c .

References __NVIC_PRIO_BITS , _LDMA_CTRL_NUMFIXED_MASK , _LDMA_CTRL_NUMFIXED_SHIFT , _LDMA_CTRL_SYNCPRSCLREN_MASK , _LDMA_CTRL_SYNCPRSCLREN_SHIFT , _LDMA_CTRL_SYNCPRSSETEN_MASK , _LDMA_CTRL_SYNCPRSSETEN_SHIFT , CMU_ClockEnable() , cmuClock_LDMA , LDMA , LDMA_IEN_ERROR , LDMA_IRQn , LDMA_Init_t::ldmaInitCtrlNumFixed , LDMA_Init_t::ldmaInitCtrlSyncPrsClrEn , LDMA_Init_t::ldmaInitCtrlSyncPrsSetEn , and LDMA_Init_t::ldmaInitIrqPriority .

Referenced by DMADRV_Init() .

__STATIC_INLINE void LDMA_IntClear ( uint32_t flags )

Clear one or more pending LDMA interrupts.

Parameters
[in] flags Pending LDMA interrupt sources to clear. Use one or more valid interrupt flags for the LDMA module. The flags are LDMA_IFC_ERROR and one done flag for each channel.

Definition at line 1548 of file em_ldma.h .

References LDMA .

__STATIC_INLINE void LDMA_IntDisable ( uint32_t flags )

Disable one or more LDMA interrupts.

Parameters
[in] flags LDMA interrupt sources to disable. Use one or more valid interrupt flags for the LDMA module. The flags are LDMA_IEN_ERROR and one done flag for each channel.

Definition at line 1562 of file em_ldma.h .

References LDMA .

__STATIC_INLINE void LDMA_IntEnable ( uint32_t flags )

Enable one or more LDMA interrupts.

Note
Depending on the use, a pending interrupt may already be set prior to enabling the interrupt. Consider using LDMA_IntClear() prior to enabling if such a pending interrupt should be ignored.
Parameters
[in] flags LDMA interrupt sources to enable. Use one or more valid interrupt flags for the LDMA module. The flags are LDMA_IEN_ERROR and one done flag for each channel.

Definition at line 1581 of file em_ldma.h .

References LDMA .

__STATIC_INLINE uint32_t LDMA_IntGet ( void )

Get pending LDMA interrupt flags.

Note
The event bits are not cleared by the use of this function.
Returns
LDMA interrupt sources pending. Returns one or more valid interrupt flags for the LDMA module. The flags are LDMA_IF_ERROR and one flag for each LDMA channel.

Definition at line 1598 of file em_ldma.h .

References LDMA .

__STATIC_INLINE uint32_t LDMA_IntGetEnabled ( void )

Get enabled and pending LDMA interrupt flags. Useful for handling more interrupt sources in the same interrupt handler.

Note
Interrupt flags are not cleared by the use of this function.
Returns
Pending and enabled LDMA interrupt sources The return value is the bitwise AND of
  • the enabled interrupt sources in LDMA_IEN and
  • the pending interrupt flags LDMA_IF

Definition at line 1617 of file em_ldma.h .

References LDMA .

__STATIC_INLINE void LDMA_IntSet ( uint32_t flags )

Set one or more pending LDMA interrupts.

Parameters
[in] flags LDMA interrupt sources to set to pending. Use one or more valid interrupt flags for the LDMA module. The flags are LDMA_IFS_ERROR and one done flag for each LDMA channel.

Definition at line 1634 of file em_ldma.h .

References LDMA .

void LDMA_StartTransfer ( int ch,
const LDMA_TransferCfg_t * transfer,
const LDMA_Descriptor_t * descriptor
)

Start a DMA transfer.

Parameters
[in] ch DMA channel.
[in] transfer Initialization structure used to configure the transfer.
[in] descriptor Transfer descriptor, can be an array of descriptors linked together.

Definition at line 180 of file em_ldma.c .

References _LDMA_CH_CFG_ARBSLOTS_MASK , _LDMA_CH_CFG_ARBSLOTS_SHIFT , _LDMA_CH_CFG_DSTINCSIGN_MASK , _LDMA_CH_CFG_DSTINCSIGN_SHIFT , _LDMA_CH_CFG_SRCINCSIGN_MASK , _LDMA_CH_CFG_SRCINCSIGN_SHIFT , _LDMA_CH_LINK_LINKADDR_MASK , _LDMA_CH_LOOP_LOOPCNT_MASK , _LDMA_CH_LOOP_LOOPCNT_SHIFT , _LDMA_CH_REQSEL_MASK , _LDMA_CTRL_SYNCPRSCLREN_MASK , _LDMA_CTRL_SYNCPRSCLREN_SHIFT , _LDMA_CTRL_SYNCPRSSETEN_MASK , _LDMA_CTRL_SYNCPRSSETEN_SHIFT , BUS_RegMaskedClear() , CORE_DECLARE_IRQ_STATE , CORE_ENTER_ATOMIC , CORE_EXIT_ATOMIC , LDMA , LDMA_TransferCfg_t::ldmaCfgArbSlots , LDMA_TransferCfg_t::ldmaCfgDstIncSign , LDMA_TransferCfg_t::ldmaCfgSrcIncSign , LDMA_TransferCfg_t::ldmaCtrlSyncPrsClrOff , LDMA_TransferCfg_t::ldmaCtrlSyncPrsClrOn , LDMA_TransferCfg_t::ldmaCtrlSyncPrsSetOff , LDMA_TransferCfg_t::ldmaCtrlSyncPrsSetOn , LDMA_TransferCfg_t::ldmaDbgHalt , LDMA_TransferCfg_t::ldmaLoopCnt , LDMA_TransferCfg_t::ldmaReqDis , and LDMA_TransferCfg_t::ldmaReqSel .

Referenced by DMADRV_LdmaStartTransfer() .

void LDMA_StopTransfer ( int ch )

Stop a DMA transfer.

Note
The DMA will complete the current AHB burst transfer before stopping.
Parameters
[in] ch DMA channel to stop.

Definition at line 275 of file em_ldma.c .

References BUS_RegMaskedClear() , CORE_ATOMIC_SECTION , and LDMA .

Referenced by DMADRV_StopTransfer() .

bool LDMA_TransferDone ( int ch )

Check if a DMA transfer has completed.

Parameters
[in] ch DMA channel to check.
Returns
True if transfer has completed, false if not.

Definition at line 297 of file em_ldma.c .

References CORE_ATOMIC_SECTION , and LDMA .

Referenced by DMADRV_TransferDone() .

uint32_t LDMA_TransferRemainingCount ( int ch )

Get number of items remaining in a transfer.

Note
This function is does not take into account that a DMA transfers with a chain of linked transfers might be ongoing. It will only check the count for the current transfer.
Parameters
[in] ch The channel number of the transfer to check.
Returns
Number of items remaining in the transfer.

Definition at line 328 of file em_ldma.c .

References _LDMA_CH_CTRL_XFERCNT_MASK , _LDMA_CH_CTRL_XFERCNT_SHIFT , CORE_ATOMIC_SECTION , and LDMA .

Referenced by DMADRV_TransferRemainingCount() .